Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-06-13
2006-06-13
Popovici, Dov (Department: 2181)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C712S227000, C712S241000
Reexamination Certificate
active
07062684
ABSTRACT:
A method and system for enabling tracing of a repeat instruction are provided. A repeat instruction is executed within a processor. In response to detecting a repeat instruction flag set during a last execution of the repeat instruction, an interrupt is initiated within the processor. The processor enables reading a count of executions for the repeat instruction from a storage unit within the processor by a trace program or external hardware during the interrupt.
REFERENCES:
patent: 4910663 (1990-03-01), Bailey
patent: 5359608 (1994-10-01), Belz et al.
patent: 5446876 (1995-08-01), Levine et al.
patent: 5574937 (1996-11-01), Narain
patent: 5933626 (1999-08-01), Mahalingaiah et al.
patent: 5944841 (1999-08-01), Christie
patent: 6003128 (1999-12-01), Tran
patent: 6106573 (2000-08-01), Mahalingaiah et al.
patent: 6253338 (2001-06-01), Smolders
patent: 6507921 (2003-01-01), Buser et al.
patent: 6560697 (2003-05-01), Sato
patent: 6915416 (2005-07-01), Deng et al.
patent: 2002/0194466 (2002-12-01), Catherwood et al.
patent: 2005/0144426 (2005-06-01), Col et al.
patent: 03-022146 (1991-01-01), None
patent: 04-054636 (1992-02-01), None
patent: 05-173779 (1993-07-01), None
PowerPC 604 RISC Microprocessor User's Manual.
“Branch Exception Mechanism”, IBM Technical Bulletin, vol. 33, No. 10B, Mar. 1991.
“Method and System Using Hardware Assistance for Instruction Tracing With Secondary Set of Interruption Resources”, U.S. Appl. No. 10/045,537, filed Jan. 14, 2002.
“Method and System Using Hardware Assistance for Instruction Tracing By Revealing Executed Opcode or Instruction”, U.S. Appl. No. 10/045,124, filed Jan. 14, 2002.
“Method and System Using Hardware Assistance for Continuance of Trap Mode During or After Interruption Sequences”, U.S. Appl. No. 10/045,513, filed Jan. 14, 2002.
“Method and System for Instruction Tracing with Enhanced Interrupt Avoidance”, U.S. Appl. No. 10/045,307, filed Jan. 14, 2002.
DeWitt, Jr. Jimmie Earl
Levine Frank Eliot
Urquhart Robert John
Dawkins Marilyn S.
Geib Benjamin P.
Pattillo Amy J.
Popovici Dov
LandOfFree
Enabling tracing of a repeat instruction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enabling tracing of a repeat instruction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enabling tracing of a repeat instruction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3657207