Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2010-01-19
2011-10-18
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S305000
Reexamination Certificate
active
08041872
ABSTRACT:
Embodiments of the invention include a bus bridge that is capable of communicating with more than one MSC device coupled to it. In some embodiments, the bridge includes a processor that translates different routing numbers received from the bus into different addresses and routing numbers for devices connected to the bridge. The bridge masks the fact that multiple MSC devices are coupled to it by reporting to the host that only a single device having multiple LUNs are coupled to the bridge.
REFERENCES:
patent: 6484229 (2002-11-01), Ichikawa et al.
patent: 6618788 (2003-09-01), Jacobs
patent: 6633933 (2003-10-01), Smith et al.
patent: 6708231 (2004-03-01), Kitagawa
patent: 6721854 (2004-04-01), Asano et al.
patent: 6763419 (2004-07-01), Hoese
patent: 6892267 (2005-05-01), Botchek
patent: 7007127 (2006-02-01), Lin
patent: 7032054 (2006-04-01), McGinnis et al.
patent: 7346724 (2008-03-01), Castleberry
patent: 7634614 (2009-12-01), Steinmetz et al.
patent: 7660936 (2010-02-01), Castleberry
patent: 2002/0186706 (2002-12-01), Chien et al.
patent: 2003/0046499 (2003-03-01), Lin
patent: 2004/0162921 (2004-08-01), Teow et al.
patent: 2005/0165998 (2005-07-01), Bolt et al.
USPTO Notice of Allowance for U.S. Appl. No. 10/186,910 dated Oct. 10, 2007; 4 pages.
USPTO Advisory Action for U.S. Appl. No. 10/186,910 dated Aug. 6, 2007; 3 pages.
USPTO Final Rejection for U.S. Appl. No. 10/186,910 dated Jun. 4, 2007; 13 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/186,910 dated Jan. 12, 2007; 12 pages.
USPTO Advisory Action for U.S. Appl. No. 10/186,910 dated May 24, 2006; 3 pages.
USPTO Final Rejection for U.S. Appl. No. 10/186,910 dated Mar. 10, 2006; 12 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/186,910 dated Oct. 21, 2005; 11 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/186,910 dated May 18, 2005; 11 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/186,910 dated Sep. 29, 2004; 10 pages.
USPTO Notice of Allowance for U.S. Appl. No. 12/031,558 dated Jun. 12, 2009; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 12/031,558 dated Dec. 2, 2008; 12 pages.
Cypress Semiconductor Corporation
Huynh Kim T
Rinehart Mark
LandOfFree
Enabling multiple devices using a single bus bridge does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enabling multiple devices using a single bus bridge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enabling multiple devices using a single bus bridge will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4282870