Enabling efficient design reuse in platform ASICs

Details Enabling efficient design reuse in platform ASICs Enabling efficient design reuse in platform ASICs

2007-11-20

2007-11-20

Lin, Sun James (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

11204669

ABSTRACT:
A design tool for generating design views of a semiconductor chip is presented. The design tool includes an input module, a generation module, a first synthesis module, a user interface module and an extraction module. The input module may be configured to receive input including physical and logical resources and a custom chip specification. The generation module may be configured to generate Register Transfer Level (RTL) views for the semiconductor chip. The first synthesis module may be configured to perform logic synthesis using the RTL views. The user interface module may be configured to query a user whether re-usable intellectual property (IP) is to be generated. The extraction module may be configured to extract and package design information for the re-usable IP in response to a request from the user.

REFERENCES:
patent: 6292427 (2001-09-01), Roy
patent: 2002/0073380 (2002-06-01), Cooke et al.
patent: 2004/0128641 (2004-07-01), Broberg et al.
patent: 2004/0145033 (2004-07-01), McElvain
patent: 2005/0268268 (2005-12-01), Wang et al.

Affiliated with

Also associated with

Rating

Enabling efficient design reuse in platform ASICs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Enabling efficient design reuse in platform ASICs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enabling efficient design reuse in platform ASICs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3812765