Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2001-12-18
2004-04-13
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06721925
ABSTRACT:
TECHNICAL FIELD
This invention relates to employing intelligent logical models to enable concise logic representations for clarity of design description and for rapid design capture.
BACKGROUND
Logic designs for computer chips typically include combinatorial elements and state elements. Combinatorial elements, such as AND gates and OR gates, combine two or more logic states to produce an output. State elements, such as latches and flip-flops (FFs), hold a logic state for a period of time, usually until receipt of an external clock signal. The combinatorial and state elements may be represented in a logic design using a conventional schematic or 2-dimensional design. Conventional schematic designs, however, do not provide the flexibility desired by many logic designers.
REFERENCES:
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4970664 (1990-11-01), Kaiser et al.
patent: 5128871 (1992-07-01), Schmitz
patent: 5212650 (1993-05-01), Hooper et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5258919 (1993-11-01), Yamanouchi et al.
patent: 5267175 (1993-11-01), Hooper
patent: 5287289 (1994-02-01), Kageyama et al.
patent: 5297053 (1994-03-01), Pease et al.
patent: 5475605 (1995-12-01), Lin
patent: 5493507 (1996-02-01), Shinde et al.
patent: 5506788 (1996-04-01), Cheng et al.
patent: 5513119 (1996-04-01), Moore et al.
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 5568397 (1996-10-01), Yamashita et al.
patent: 5598347 (1997-01-01), Iwasaki
patent: 5629857 (1997-05-01), Brennan
patent: 5663662 (1997-09-01), Kurosawa
patent: 5666289 (1997-09-01), Watkins
patent: 5685006 (1997-11-01), Shiraishi
patent: 5724250 (1998-03-01), Kerzman et al.
patent: 5828581 (1998-10-01), Matumura
patent: 5841663 (1998-11-01), Sharma et al.
patent: 5852564 (1998-12-01), King et al.
patent: 5889677 (1999-03-01), Yasuda et al.
patent: 5892678 (1999-04-01), Tokunoh et al.
patent: 5892682 (1999-04-01), Hasley et al.
patent: 5933356 (1999-08-01), Rostoker et al.
patent: 5963724 (1999-10-01), Mantooth et al.
patent: 6044211 (2000-03-01), Jain
patent: 6053947 (2000-04-01), Parson
patent: 6066179 (2000-05-01), Allan
patent: 6106568 (2000-08-01), Beausang et al.
patent: 6117183 (2000-09-01), Teranishi et al.
patent: 6120549 (2000-09-01), Goslin et al.
patent: 6132109 (2000-10-01), Gregory et al.
patent: 6135647 (2000-10-01), Balakrishnan et al.
patent: 6152612 (2000-11-01), Liao et al.
patent: 6205573 (2001-03-01), Hasegawa
patent: 6216256 (2001-04-01), Inoue et al.
patent: 6219822 (2001-04-01), Gristede et al.
patent: 6233540 (2001-05-01), Schaumont et al.
patent: 6233723 (2001-05-01), Pribetich
patent: 6236956 (2001-05-01), Mantooth et al.
patent: 6260179 (2001-07-01), Ohsawa et al.
patent: 6272671 (2001-08-01), Fakhry
patent: 6275973 (2001-08-01), Wein
patent: 6292931 (2001-09-01), Dupenloup
patent: 6298468 (2001-10-01), Zhen
patent: 6311309 (2001-10-01), Southgate
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6327693 (2001-12-01), Cheng et al.
patent: 6353806 (2002-03-01), Gehlot
patent: 6353915 (2002-03-01), Deal et al.
patent: 6366874 (2002-04-01), Lee et al.
patent: 6378115 (2002-04-01), Sakurai
patent: 6381565 (2002-04-01), Nakamura
patent: 6401230 (2002-06-01), Ahanessians et al.
patent: 6421816 (2002-07-01), Ishikura
patent: 6438731 (2002-08-01), Segal
patent: 6440780 (2002-08-01), Kimura et al.
patent: 6449762 (2002-09-01), McElvain
patent: 6457164 (2002-09-01), Hwang et al.
patent: 6473885 (2002-10-01), Wallace
patent: 6477683 (2002-11-01), Killian et al.
patent: 6477688 (2002-11-01), Wallace
patent: 6477689 (2002-11-01), Mandell et al.
patent: 6480985 (2002-11-01), Reynolds et al.
patent: 6487698 (2002-11-01), Andreev et al.
patent: 6505341 (2003-01-01), Harris et al.
patent: 6519755 (2003-02-01), Anderson
patent: 6523156 (2003-02-01), Cirit
patent: 6539536 (2003-03-01), Singh et al.
patent: RE38059 (2003-04-01), Yano et al.
patent: 6546528 (2003-04-01), Sasaki et al.
patent: 6574787 (2003-06-01), Anderson
patent: 6591407 (2003-07-01), Kaufman et al.
patent: 2001/0018758 (2001-08-01), Tanaka et al.
patent: 2002/0023256 (2002-02-01), Seawright
patent: 2002/0042904 (2002-04-01), Ito et al.
patent: 2002/0046386 (2002-04-01), Skoll et al.
patent: 2002/0049957 (2002-04-01), Hosono et al.
patent: 2002/0112221 (2002-08-01), Ferreri et al.
patent: 2002/0166100 (2002-11-01), Meding
patent: 2003/0005396 (2003-01-01), Chen et al.
patent: 2003/0016206 (2003-01-01), Taitel
patent: 2003/0016246 (2003-01-01), Singh
patent: 2003/0177455 (2003-09-01), Kaufman et al.
patent: 720233 (1996-07-01), None
patent: 58060559 (1983-04-01), None
patent: 03225523 (1991-10-01), None
patent: 07049890 (1995-02-01), None
patent: 08314892 (1996-11-01), None
patent: 2001068994 (2001-03-01), None
NN7807629, “Functional Oriented Symbolic Macromodeling Algorithm”, IBM Technical Disclosure Bulletin, vol. 21, No. 2, Jul. 1978, pp. 629-631 (5 pages).*
NN9407481, “Functional Modeling using Object Collaboration Diagram”, IBM Technical Disclosure Bulletin, vol. 37, No. 7, Jul. 1994, pp. 481-486 (6 pages).*
NB84035598, “Binary Relational Schema to Model Structured LSI Design”, IBM Technical Disclosure Bulletin, vol. 26, No. 10B Mar. 1984, pp. 5598-5601 (5 pages).*
NN8006341, “Macro Physical-To-Logical Checking LSI Chip Design”, IBM Technical Disclosure Bulletin, vol. 23, No. 1, Jun. 1980, pp. 341-345 (7 pages).*
Kutzschebauch, “Efficient logic optimization using regularity extraction”, Proceedings of 2000 International Conference on Computer Design, Sep. 17, 2000, pp. 487-493.*
Foley et al., “An Object Based Graphical User Interface for Power Systems”, IEEE Transactions on Power Systems, vol. 8, No. 1, Feb. 1993, pp. 97-104.
Pedram et al., “Floorplanning with Pin assignment”, 1990 IEEE International Conference on Computer-Aided Design, Nov. 11, 1990, pp. 98-101.
Mentor Graphics Corporation, Renoir™ With HDL2Graphics™, pp. 1-6, 1998, Oregon.
Mentor Graphics Corporation, Renoir HDL Design Datasheet, pp. 1-2, 1999, Oregon.
Computer Design, “After Hard Knocks, Cycle-Based Simulators Stand Their Ground”. http://www.computer-design.com/Editorial/1996/10/ASIC/after.html, accessed on Aug. 23, 2001, pp. 1-5.
Mentor Graphics Corporation, Renoir™ With HDL2Graphics™, 1998, Oregon, 6 pages.
Mentor Graphics Corporation, Renoir HDL Design Datasheet, 1999, Oregon, 2 pages.
Adiletta Matthew J.
Fennell Timothy J.
Wheeler William R.
Intel Corporation
Kik Phallaka
Smith Matthew
LandOfFree
Employing intelligent logical models to enable concise logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Employing intelligent logical models to enable concise logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Employing intelligent logical models to enable concise logic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3272688