Emitter coupled logic to transistor transistor logic translator

Details Emitter coupled logic to transistor transistor logic translator Emitter coupled logic to transistor transistor logic translator

1985-05-02

1987-06-30

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307473, 307455, 307567, 307443, 307300, H03K 19092, H03K 1900, H03K 508

Patent

active

046773207

ABSTRACT:
An emitter coupled logic (ECL) to transistor-transistor logic (TTL) translator is provided with a transistor clamp operatively coupled in at least one of the alternate transistor collector paths of the ECL input gate for clamping the voltage applied through the transistor collector path by the ECL current source to a level below saturation of the ECL input gate. The source current generated by the ECL current source may therefore be increased for accelerate turn-off of the TTL output gate of the translator without saturation of the ECL input gate. The transistor clamps are also applied in an ECL to tristate TTL translator in which the TTL output gate is a TTL tristate output device or buffer with dual phase splitter transistors. A dual transistor clamp arrangement in at least one of the ECL input gate transistor collector paths also provides separate clamped base drives to the dual phase splitter transistors for eliminating "current hogging" or base drive preemption. The accelerating feedback diode of the TTL tristate output device or buffer circuit can therefore maintain the high current sinking mode proportional to .beta.2 through the pull-down transistor element for cancelling transmission line reflection during transition from high to low level potential at the output.

REFERENCES:
patent: 3173023 (1965-03-01), Talsoe
patent: 3766406 (1973-10-01), Bryant et al.
patent: 4255670 (1981-03-01), Griffith
patent: 4287433 (1981-09-01), Goodspeed
patent: 4311927 (1982-01-01), Ferris
patent: 4321490 (1982-03-01), Bechdolt
patent: 4330723 (1982-05-01), Griffith
patent: 4536665 (1985-08-01), Dayton
Froment et al., "ECL to TTL Translator Driver", IBM Technical Bulletin, vol. 21, No. 10, Mar. 79, pp. 4074-4075.
F100K ECL User's Handbook, 1982, Fairchild Camera & Instrument Corp., Advanced Bi-Polar Div., Chapter 2, "Circuit Basics".
F100K ECL Data Book,--Fairchild Camera & Instrument Corp., Advanced Bi-Polar Div., Chapter 1, "Family Overview".

Affiliated with

Also associated with

Rating

Emitter coupled logic to transistor transistor logic translator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Emitter coupled logic to transistor transistor logic translator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Emitter coupled logic to transistor transistor logic translator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-449471