Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Bipolar transistor
Patent
1996-05-31
1998-10-27
Santamauro, Jon
Electronic digital logic circuitry
Function of and, or, nand, nor, or not
Bipolar transistor
326 18, 326125, H03K 19086
Patent
active
058282378
ABSTRACT:
A fully differential, low voltage ECL gate (300) receives complementary logic signals (A, Ax, B, Bx) and provides them to first and second differential pairs (306, 318). Collectors from different differential pairs (306) and (318) are coupled together and provided with independent current paths through load resistors, R1, (336) and R2 (338). Differential outputs (OUT, OUTx) are generated at the common collector nodes (344, 346). The load resistors (336, 338) are selected to control the gain and ensure that a minimum switching threshold (V.sub.th) is maintained under all differential input signal conditions of (A, Ax, B, and Bx) for a logical AND or OR function.
REFERENCES:
patent: 4516039 (1985-05-01), Matsuzaki et al.
patent: 4546272 (1985-10-01), Suzuki et al.
patent: 4675553 (1987-06-01), Price et al.
patent: 4714841 (1987-12-01), Shoji et al.
patent: 4928024 (1990-05-01), Shimotsuhama et al.
patent: 5079452 (1992-01-01), Lain et al.
patent: 5220212 (1993-06-01), Sinh
patent: 5289055 (1994-02-01), Razavi
patent: 5315176 (1994-05-01), Popescu
Razavi, B., Ota, Y., Swartz R. G., "Design Techniques for Low-Voltage High Speed Digital Bipolar Circuits," IEEE, Journal of Solid-State Circuits, vol, 29, No.3, Mar. 1994.
Horenstein. Microelectronic Circuits and Devices. Prentice Hall, 1990. pp. 492-497 and 785-786.
Doutre Barbara R.
Motorola Inc.
Santamauro Jon
LandOfFree
Emitter coupled logic (ECL) gate and method of forming same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Emitter coupled logic (ECL) gate and method of forming same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Emitter coupled logic (ECL) gate and method of forming same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1616232