Embedded test and repair scheme and interface for compiling...

Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S710000, C714S711000, C365S200000, C365S201000

Reexamination Certificate

active

07093156

ABSTRACT:
An embedded test and repair (ETR) scheme and interface for generating a self-test-and-repair (STAR) memory device using an integrated design environment. User interface and supporting program code is operable to provide a dialog box for defining a memory group that includes one or more memory instances, each having corresponding fuse element requirements based on its configuration data. BIST elements and a processor compiler for providing ETR functionality are also specified via suitable portions of the integrated GUI. A fuse equation is employed for computing the number of fuses for each memory instance, which equation is derived based on the memory configuration. Fuse information for each memory instance is automatically passed to a fuse compiler that generates a fuse box having an appropriate number of fuses that can accommodate the fuse requirements of the memory instances of the group.

REFERENCES:
patent: 5325334 (1994-06-01), Roh et al.
patent: 5337277 (1994-08-01), Jang
patent: 5359560 (1994-10-01), Suh et al.
patent: 5596536 (1997-01-01), Koh
patent: 5796750 (1998-08-01), Lottridge et al.
patent: 5831916 (1998-11-01), Berger
patent: 5999463 (1999-12-01), Park et al.
patent: 6067268 (2000-05-01), Lee
patent: 6249465 (2001-06-01), Weiss et al.
patent: 6295627 (2001-09-01), Gowni et al.
patent: 6505324 (2003-01-01), Cowan et al.
patent: 6598190 (2003-07-01), Capocelli et al.
patent: 6603690 (2003-08-01), Chen et al.
patent: 6704227 (2004-03-01), Lee
patent: 6757204 (2004-06-01), Di Ronza et al.
patent: 6973605 (2005-12-01), Templeton et al.
patent: 2003/0026147 (2003-02-01), Bang et al.
patent: 2004/0136257 (2004-07-01), Nelson et al.
Schober et al., “Memory Built-In Self-Repair,” 13th Workshop—Test Methods and Reliability of Circuits and Systems, Feb. 18-20, 2001.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Embedded test and repair scheme and interface for compiling... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Embedded test and repair scheme and interface for compiling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Embedded test and repair scheme and interface for compiling... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3664262

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.