Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-03-07
2006-03-07
Beausoliel, Robert (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S727000, C714S724000, C324S763010, C324S765010
Reexamination Certificate
active
07010722
ABSTRACT:
A test signal multiplexer receives supplies external test signals to a selected debug master central processing unit in a symmetrical multiprocessor system and debug slave signals to debug slave central processing units. An executive master test access port controller responds to the external test signals and controls the test signal multiplexer. A control register loadable via the executive master test access port stores the debug slave signals. A test data output multiplexer connects the test data output line of the selected debug master central processor unit to an external test data output line. The external test signals includes a debug state signal supplied to each central processing unit. This selects either a normal mode or a debug mode at each central processor unit.
REFERENCES:
patent: 5617420 (1997-04-01), Whetsel
patent: 5898704 (1999-04-01), Kawano
patent: 6065078 (2000-05-01), Falik et al.
patent: 6073254 (2000-06-01), Whetsel
patent: 6311302 (2001-10-01), Cassetti et al.
patent: 6324662 (2001-11-01), Haroun et al.
patent: 6334198 (2001-12-01), Adusumilli et al.
patent: 6408413 (2002-06-01), Whetsel
patent: 6425101 (2002-07-01), Garreau
patent: 6560734 (2003-05-01), Whetsel
patent: 6571360 (2003-05-01), Drogichen et al.
patent: 6643796 (2003-11-01), Floyd et al.
patent: 6675284 (2004-01-01), Warren
patent: 6686759 (2004-02-01), Swamy
patent: 6691289 (2004-02-01), Chae et al.
patent: 6825683 (2004-11-01), Berndt et al.
patent: 6829730 (2004-12-01), Nadeau-Dostie et al.
patent: 2003/0046625 (2003-03-01), Menon et al.
patent: 2003/0079166 (2003-04-01), Vermeulen et al.
Beausoliel Robert
Brady III W. James
Guyton Philip
Marshall, Jr. Robert D.
Telecky , Jr. Frederick J.
LandOfFree
Embedded symmetric multiprocessor system debug does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Embedded symmetric multiprocessor system debug, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Embedded symmetric multiprocessor system debug will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3585332