Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
1999-09-14
2003-02-25
Pham, Chi (Department: 2631)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S324000
Reexamination Certificate
active
06526110
ABSTRACT:
FIELD OF THE INVENTION
The invention relates generally to digital signal processing, and more particularly, to run-time configurable digital signal processors.
BACKGROUND OF THE INVENTION
The explosive growth in telecommunication and multimedia applications demands flexible, efficient, high performance digital signal processing (DSP) devices. Current digital signal processors have many limitations when used for signal processing in telecommunication applications.
First, both general purpose DSPs and application specific DSPs have to deal with limited memory bandwidth. Second, in terms of performance, instruction based programmable DSPs typically lag ASICs by 1 to 2 orders of magnitude. This is a significant gap, especially for increasing demand from multimedia applications for wireless and wire line media. On the other hand, fixed logic based ASICs are not suitable for configurable signal processing, in addition to the reliance on external memory, which is also bandwidth limited.
SUMMARY OF THE INVENTION
The invention provides an architecture for digital signal processors that is based on embedded RAM (eRAM) technology. The invention exploits the very wide memory bandwidth available in eRAM, and the high memory density to achieve very high performance in signal processing functions such as filtering, scaling, and other arithmetic operations. Multiplication-free digital signal processing is made possible by replacing multiplication with memory based shift and add operations. As another advantage, the DSP according to the invention is run-time reconfigurable. This enables configurable signal receivers such as software defined radio and television receivers, or software based wireless telephones. Because the majority of the signal processing functions are memory-based, the DSP according to the invention is ideal for implementing scalable signal processors.
More particularly, the invention provides an apparatus that receives and demodulates digital signals encoded in multiple formats. The apparatus includes multiple processor units and a memory embedded with the processor units, and a cache connected to each of the processor units. The cache communicates between the plurality of processors. The embedded memory can include data and instruction memory. The processor units and memory are configured as a multi-mode receiver demodulator front-end capable of receiving digitally modulated signals in multiple formats, and demodulating the signals in real-time in response any one of the multiple formats.
REFERENCES:
patent: 6041400 (2000-03-01), Ozcelik et al.
patent: 6141740 (2000-10-01), Mahalingaiah et al.
patent: 6226738 (2001-05-01), Dowling
patent: 6295598 (2001-09-01), Bertoni et al.
patent: 6308253 (2001-10-01), Gadre et al.
patent: 6321296 (2001-11-01), Pescatore
Jack E. Volder; “The Cordic Trigonometric Computing Technique”; IRE Transactions on Electronic Computers, Sep., 1959; pp. 330-334.
Bao Jay
Poon Tommy C.
Bayard Emmanuel
Brinkman Dirk
Curtin Andrew J.
Mitsubishi Electric Research Laboratories Inc.
LandOfFree
Embedded RAM based digital signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Embedded RAM based digital signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Embedded RAM based digital signal processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3163294