Embedded memory databus architecture

Details Embedded memory databus architecture Embedded memory databus architecture

2009-09-18

2010-12-28

Elms, Richard (Department: 2824)

Static information storage and retrieval

Read/write circuit

Differential sensing

C365S190000, C365S205000

Reexamination Certificate

active

07859930

ABSTRACT:
A dynamic random access memory (DRAM) having pairs of bitlines, each pair being connected to a first bit line sense amplifier, wordlines crossing the bitlines pairs forming an array, charge storage cells connected to the bitlines, each having an enable input connected to a wordline, the bit line sense amplifiers being connected in a two dimensional array, pairs of primary databuses being connected through first access transistors to plural corresponding bit line sense amplifiers in each row of the array, apparatus for enabling columns of the first access transistors, databus sense amplifiers each connected to a corresponding data bus pair, a secondary databus, the secondary databus being connected through second access transistors to the databus sense amplifiers, and apparatus for enabling the second access transistors, whereby each the primary databus pair may be shared by plural sense amplifiers in a corresponding row of the array and the secondary databus may be shared by plural primary databus pairs.

REFERENCES:
patent: 3387286 (1968-06-01), Dennard
patent: 4208730 (1980-06-01), Dingwall et al.
patent: 4558435 (1985-12-01), Hsieh
patent: 4920517 (1990-04-01), Yamauchi et al.
patent: 4926382 (1990-05-01), Sakui et al.
patent: 5134616 (1992-07-01), Barth, Jr. et al.
patent: 5226139 (1993-07-01), Fujishima
patent: 5258957 (1993-11-01), Seta et al.
patent: 5280450 (1994-01-01), Nakagome et al.
patent: 5353255 (1994-10-01), Komuro
patent: 5361233 (1994-11-01), Kotani
patent: 5553032 (1996-09-01), Taguchi
patent: 5742544 (1998-04-01), Foss
patent: 6195282 (2001-02-01), Foss
patent: 6366491 (2002-04-01), Foss
patent: 6661723 (2003-12-01), Foss
patent: 7095666 (2006-08-01), Foss
patent: 7609573 (2009-10-01), Foss
patent: 3628286 (1986-08-01), None
patent: 0 359 203 (1990-03-01), None
patent: 0 503 504 (1992-09-01), None
patent: 61-48194 (1986-03-01), None
patent: 63-46696 (1988-02-01), None
patent: 1-241093 (1989-09-01), None
patent: 03-044888 (1991-02-01), None
patent: 03-283179 (1991-12-01), None
patent: 4-30385 (1992-02-01), None
Inoue, Michihiro et al., “A 16-Mbit DRAM with a Relaxed Sense-Amplifier-Pitch Open-Bit-Line Architecture,” IEEE Journal of Solid-State Circuits, vol. 33, No. 5, Oct. 1988, pp. 1104-1112.
Sugibayashi, T., et al., “A 30ns 256Mb DRAM with Multi-Divided Array Structure,”IEEE International Solid-State Circuits Conference, Session 3 (1993).
Sugibayashi, T., et al., “A 30-ns 256-Mb DRAM with a Multidivided Array Structure,”IEEE Journal of Solid-State Circuits, V. 28, No. 11 (1993).
Horiguchi, M., et al., “A Flexible Redundancy Technique for High-Density DRAM's,”IEEE Journal of Solid-State Circuits, V. 26, No. 1 (1991).
Kimura, K., et al., “A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-Line Architecture,”IEEE Journal of Solid-State Circuits, V. 26, No. 11 (1993).
Kimura, K., et al., “A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-Line Architecture,”IEEE International Solid-State Circuits Conference, Session 6 (1991).
Dosaka, K., et al., “A 100MHz 4Mb Cache DRAM with Fast Copy-Back Scheme,”IEEE International Solid-State Circuits Conference, Session 9 (1992).
Dosaka, K., et al., “A 100-MHz 4-Mb Cache DRAM with Fast Copy-Back Scheme,”IEEE Journal of Solid-State Circuits, V. 27, No. 11 (1992).
Kalter, H., et al., “A 50-ns 16-Mb DRAM with a 10-ns Data Rate and On-Chip ECC,”IEEE Journal of Solid-State Circuits, V. 25, No. 5 (1990).
Taguchi, et al., “A 40ns 64Mb DRAM with Current-Sensing Data-Bus Amplifier,”IEEE International Solid-State Circuits Conference 6.5(Feb. 14, 1991).
Elliott, et al., “Computational Ram: A Memory-SIMD Hybrid and its Application to DSP,”The Proceedings of the Custom Integrated Circuits Conference, paper361 (May 3-6, 1992).
Furuyama, et al., “An Experimental 2-Bit/Cell Storage DRAM for Macro Cell or Memory-On-Logic Application,”Custom Integrated Circuits Conference, pp. 4.4.1-4.4.4 (May 16-19, 1988).
Iizuka, et al., “Large Memory Embedded ASICs,”Proceedings of the1988IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 292-295 (Oct. 3-5, 1988).
Kalter, et al., “A 50-ns. 16-Mb DRAM with a 10-ns Data Rate and On-Chip ECC,”IEEE Journal of Solid-State Circuits, vol. 25, No. 5 (Oct. 1990).
Sakurai, et al., A 1Mb Virtually SRAM,IEEE International Solid-State Circuits Conference, Session XVIII, pp. 252-253 and 364 (Feb. 21, 1986).
Sawada, et al., “A 72K CMOS Channelless Gate Array with Embedded 1Mbit Dynamic RAM,”The Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 20.3.1-20.3-4 (May 16-19, 1988).
Sawada, et al, “A 5ns 369kb Port-Configurable Embedded SRAM with 0.5um CMOS Gate Array,”IEEE International Solid-State Circuits Conference, Session14:DRAM and Embedded Memory, pp. 226-227 (Feb. 16, 1990).
“Defendant International Business Machines Corporation's Answer, Demand for Jury Trial and Counterclaims,”United States District Court of Delaware, Mosaid Technologies Incorporatedv.International Business Machines Corporation, Case No. 09-510 (GMS), Sep. 2, 2009.
“Plaintiff Mosaid Technologies Inc.'s Reply to Defendant International Business Machine Corporation's Counterclaims,”United States District Court of Delaware, Mosaid Technologies Incorporatedv.International Business Machines Corporation, Case No. 09-510-GMS, Sep. 25, 2009.

Affiliated with

Also associated with

Rating

Embedded memory databus architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Embedded memory databus architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Embedded memory databus architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4162152