Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1997-04-14
1999-11-02
Santamauro, Jon
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 41, H03K 19177
Patent
active
059777915
ABSTRACT:
An programmable logic device has an enhanced embedded array block for the efficient implementation of logic functions including a random access memory and a first-in, first-out memory. A read address register and a write address register are implemented within the embedded array block. The address registers are coupled with a memory array in the embedded array block without using a resources from a programmable interconnect scheme. The first-in, first-out memory may operate as a dual-port FIFO, without cycle-sharing on the interconnect lines.
REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: Re34444 (1993-11-01), Kaplinsky
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4020469 (1977-04-01), Manning
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4293783 (1981-10-01), Patil
patent: 4546273 (1985-10-01), Osman
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4670749 (1987-06-01), Freeman
patent: 4677318 (1987-06-01), Veenstra
patent: 4706216 (1987-11-01), Carter
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4758985 (1988-07-01), Carter
patent: 4780846 (1988-10-01), Tanabe et al.
patent: 4825414 (1989-04-01), Kawata
patent: 4831591 (1989-05-01), Imazeki et al.
patent: 4855958 (1989-08-01), Ikeda
patent: 4870302 (1989-09-01), Freeman
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4940909 (1990-07-01), Mulder et al.
patent: 4975601 (1990-12-01), Steele
patent: 5042004 (1991-08-01), Agrawal et al.
patent: 5121006 (1992-06-01), Pedersen
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5247478 (1993-09-01), Gupta et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274600 (1993-12-01), Ward et al.
patent: 5294975 (1994-03-01), Norman et al.
patent: 5313119 (1994-05-01), Cooke et al.
patent: 5317212 (1994-05-01), Wahlstrom
patent: 5329460 (1994-07-01), Agrawal et al.
patent: 5338982 (1994-08-01), Kawana
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5343437 (1994-08-01), Johnson et al.
patent: 5350954 (1994-09-01), Patel
patent: 5352940 (1994-10-01), Watson
patent: 5357132 (1994-10-01), Turner
patent: 5362999 (1994-11-01), Chiang
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5375086 (1994-12-01), Wahlstrom
patent: 5406525 (1995-04-01), Nicholes
patent: 5414377 (1995-05-01), Freidin
patent: 5432719 (1995-07-01), Freeman et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5560123 (1996-10-01), Freidin et al.
patent: 5570040 (1996-10-01), Lytle et al.
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5668771 (1997-09-01), Cliff et al.
patent: 5804986 (1998-09-01), Jones
patent: 5809281 (1998-09-01), Steele et al.
patent: B14617479 (1993-09-01), Hartmann et al.
Cartier. "Implementing FIFOs in XC4000E RAM". Xilinx, Inc., Oct. 9, 1995, pp. 1-15.
Actel Corp., "Integrator Series FPGAs 1200 XL and 3200DX Famile," Apr. 1996, pp. 1-7 to 1-72.
Actel Corp., "Actel's Reprogrammable SPGAs," Preliminary Advance Information, Oct. 10, 1996, pp. 1-25.
Lattice Semiconductor Corp., "ispLSI and pLSI 6192, High Density Programmable Logic With Dedicated Memory and Register/Counter Modules," 1996, Data Book, pp. 2-287 to 2-347.
Lattice Semiconductor Corp., "6000 Family Architectural Description," 1996, Data Book, pp. 2-39 to 2-41.
AT&T Microelectronics, "Optimized Reconfigurable Cell Array (ORCA) Series Field-Programmable Gate Arrays," Advance Data Sheet, Feb. 1993, pp. 1-87.
AT&T Microelectronics, "Optimized Reconfigurable Cell Array (ORCA) 2C Series Field-Programmable Gate Arrays (ATT2C12, ATT2C15, and ATT2C22)," Preliminary Data Sheet, Apr. 1994, pp. 1-103.
Altera Corp., "Configuring FLEX 10K Devices," Dec. 1995, Version 1, Application Note 59, pp. 1-24.
Altera Corp., "Embedded Programmable Logic Family FLEX 10K," Data Sheet, Jul. 1995, Version 1, pp. 1-55.
Altera Corp., "Implementing FIFO Buffers in FLEX 10K Devices," Jan. 1996, Version 1, Application Note 66, pp. 1-12.
Altera Corp., "MAX 9000 Programmable Logic Device Family," Data Book, Mar. 1995, version 2, pp. 119-152, (Presentation of the book included pp. iii-viii).
Xilinx Corp., "XC4000, XC4000A, XC4000H Logic Cell Array Families," 1994, Revised Apr. 1995, pp. 2-7 to 2-102 (Presentation of the book included).
Plus Logic, "FPSL5110 Intelligent Data Buffer," Data Sheet, pp. 1-3.
Dave Bursky, "Combination RAM/PLD Opens New Application Options, Packing 2048 Bits Of RAM Plus Four 500-Gate Configurable Logic Blocks Lets An EPLD Compete With Standard Cells, Arrays," Product Innovation, Electronic Design, May 23, 1991, pp. 138 and 140.
EDN Design Feature, "Embedded Memory Enhances Programmable Logic For Complex, Compact Designs," Nov. 7, 1996, pp. 91, 92, 94, 96, 98, 100, 101, 102, 106.
Chip Express Press Release, "The Chip Express QYH500 Laser Gate Array (LPGA) Family Now Supports 3-Volt Custom Designs," Santa Clara, CA, May 17, 1996, www.chipexpress.com/corporate/pressreleases/voltage.html, one page.
Chip Express Press Release, "Chip Express Unviels a 200,000 Gate LPGA Family with Configurable Embedded SRAM: The CX2000 New Gate Array Architecture Eases Deep Sub-micron Designs," www.chipexpress.com, corporate/pressreleases/cx2000.html, Las Vegas, NV, Jun. 3, 1996, one page.
Chip Express Press Release, "Chip Express Announces Low-Production Volume ONEMASK.RTM. Gate Arrays Screened to Military Standard 883, Rapid-Turn Laser-Prototyping Used by the Military," Product & Services, Technical Press Releases, www.chipexpress.com/products/pressreleases/onemask.html, Santa Clara, CA, Aug. 21, 1995, pp. 1-2.
Chip Express Press Release, "Technical Overview: RAM Block Diagrams," Product & Services, Technical Information, Nov. 25, 1996, www.chipexpress.com/products/appnotes/ramblock.htm., pp. 1-2.
Chip Express Press Release, "CX2000, 0.6.mu. High-Performance, Fast-Turn ASIC," www.chipexpress.com/products/datasheets/cx2000.htlm, Dec. 12, 1996, pp. 1-3.
Altera Corp., "MAX 5000," Data Book, Aug. 1993, version 1, pp. 149-160, (presentation of the book included pp. iii-ix).
Altera Corp., "Implementing RAM Functions in FLEX 10K Devices," Application Note 52, Nov. 1995, Version 1, pp. 1-8.
Dave Bursky, "CPDLs Add Dedicated Memory Counters To Up Performance," Electronic Design, Mar. 4, 1996, pp. 141-142.
Masumoto, Rodney T., "Configurable On-Chip RAM Incorporated into High Speed Logic Array," IEEE Custom Integrated Circuits Conference, Jun. 1985, CH2157-6/85/0000-0240, pp. 240-243.
Landry, Steve, "Application-Specific ICs, Relying on RAM, Implement Almost Any Logic Function," Electronic Design, Oct. 31, 1985, pp. 123-130.
Bursky, Dave, "Shrink Systems with One-Chip Decoder, EPROM, and RAM," Electronic Design, Jul. 28, 1988, pp. 91-94.
Kawana, Keiichi et al., "An Efficient Logic Block Interconnect Architecture for User-Reprogrammable Gate Array," IEEE 1990 Custom Integrated Circuits Conference, May 1990, CH2860-5/90/0000-0164, pp. 31.3.1-4.
Plus Logic "FPSL5110 Intelligent Data Buffer" Product Brief, Plus Logic, Inc., San Jose, California, Oct. 1990, pp. 1-6.
Shubat, Alexander et al., "A Family of User-Programmable Peripherals with a Functional Unit Architecture," IEEE Jor. of Solid-State Circuits, vol. 27, No. 4, Apr. 1992, 0018-9200/92$03.00, pp. 515-529.
"AT&T's Orthogonal ORCA Targets the FPGA Future," 8029 Electronic Engineering, 64, No. 786, Jun. 1992, Woolwich, London, GB, pp. 9-10.
Bursky, Dave, "FPGA Advances Cut Delays, Add Flexibility," Electronic Design, 40, No. 20, Oct. 1, 1992, Cleveland, OH, pp. 35-43.
Smith, Daniel, "Intel's FLEXlogic FPGA Architecture," IEEE 1063-6390/93, Wilton [29], 1993 pp. 378-384.
Bursky, Dave, "Denser, Faster FPGAs Vie for Gate-Array Applications," 2328 Electronic Design, 41, No. 11, May 27, 1993, Cleveland, OH, pp. 55-75.
Ngai, Kai-Kit Tony, "An SRAM-Programmable Field-Reconfigurable Memory," UMI Dissertation Services, Jun. 1994, University of Toronto, pp. i-68.
Altera Corporation
Santamauro Jon
LandOfFree
Embedded memory block with FIFO mode for programmable logic devi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Embedded memory block with FIFO mode for programmable logic devi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Embedded memory block with FIFO mode for programmable logic devi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2140392