Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-03-29
2005-03-29
Moazzami, Nasser (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S213000, C712S207000, C712S237000
Reexamination Certificate
active
06874067
ABSTRACT:
A multiprocessor computer system employs a number of levels of cache memories with each processor. A cache controller for a lower level cache memory receives a memory block pre-fetch request which requests a particular memory block. The cache controller determines a likelihood that the particular memory block will be invalidated prior to use of the memory block by a processor which issued the pre-fetch request. Based on that determination, the cache controller determines whether to honor the pre-fetch request.
REFERENCES:
patent: 5586294 (1996-12-01), Goodwin et al.
patent: 5721865 (1998-02-01), Shintani et al.
patent: 5881303 (1999-03-01), Hagersten et al.
patent: 6134634 (2000-10-01), Marshall et al.
Dugan & Dugan PC
International Business Machines - Corporation
Moazzami Nasser
Truong Bao Q
LandOfFree
Eliminating unnecessary data pre-fetches in a multiprocessor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Eliminating unnecessary data pre-fetches in a multiprocessor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Eliminating unnecessary data pre-fetches in a multiprocessor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3447098