Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2007-11-27
2009-10-06
Leja, Ronald W (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
07599160
ABSTRACT:
An electrostatic discharge (ESD) protection circuit is provided. A transistor is coupled between a node and a ground, and has a gate coupled to the ground. A diode chain is coupled between the node and a pad, and comprises a plurality of first diodes connected in series, wherein the first diode is coupled in a forward conduction direction from the pad to the node. A second diode is coupled between the node and the pad, and the second diode is coupled in a forward conduction direction from the node to the pad.
REFERENCES:
patent: 6144542 (2000-11-01), Ker et al.
patent: 7167350 (2007-01-01), Salcedo-Suner et al.
patent: 7372109 (2008-05-01), Chen et al.
patent: 7408752 (2008-08-01), Ma et al.
patent: 7411767 (2008-08-01), Huang et al.
patent: 2005/0162791 (2005-07-01), Ahmad et al.
patent: 2008/0080108 (2008-04-01), Lin et al.
patent: 2008/0093672 (2008-04-01), Perng et al.
Jou Yeh-Ning
Lin Geeng-Lih
Leja Ronald W
Quintero Law Office
Vanguard International Semiconductor Corporation
LandOfFree
Electrostatic discharge protection circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge protection circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4058430