Electrostatic discharge mitigation structure and methods...

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S358000, C257S363000, C365S080000, C365S081000

Reexamination Certificate

active

07002217

ABSTRACT:
The present invention relates to structures and methods that reduce ESD damage to electronic devices. In an embodiment, the structure is a parallel plate dissipative capacitor formed by sandwiching a dissipative dielectric layer between two conductive layers in series to the electronic device. The dissipative dielectric layer includes a nonconductive dielectric doped with a voltage dependent resistive material that defines a conductive threshold voltage. The structure functions as a voltage dependent resistor in response to an applied voltage such as an ESD surge voltage exceeding the defined conductive threshold voltage and dissipates the applied voltage into thermal energy before it can reach the electronic device and cause damage. The dissipative dielectric layer restores to a dielectric and the structure functions as a capacitor when the excess voltage is depleted that is drops below the defined conductive threshold voltage. In another embodiment, the structure is a parallel plate dissipative capacitors in series that enhances ESD mitigation through a capacitive voltage divider structure. The structures can be used in EMI/RFI shielding applications.

REFERENCES:
patent: 5185654 (1993-02-01), Mosher et al.
patent: 5478616 (1995-12-01), Kochem et al.
patent: 5789999 (1998-08-01), Barnett et al.
patent: 5955762 (1999-09-01), Hively
patent: 6352654 (2002-03-01), Silvi et al.
patent: 6492715 (2002-12-01), Markovich et al.
patent: 6599808 (2003-07-01), Kim et al.
patent: 2003/0025180 (2003-02-01), Alcoe et al.
patent: 2003/0174461 (2003-09-01), Takatani et al.
patent: 2004/0016928 (2004-01-01), Ravi et al.
Robert L. Benson, Suneer V. Patel, Coping with ESD, Exploring ESD Thermoformable Packaging Materials, ESD Thermoformable Packaging Materials: An Overview, unknown publication date, pp. 1-6, unknown publisher, US.
Polymer ESD Suppressors With SurgX Technology, Cooper Electronic Technologies, unknown publication date, pp. 1-4, unknown pubisher, US.
Carbon Nanotubes for Static Dissipation, Solutions for Static Control, Plastics Additives & Compounding, The International Magazine for Users of Additives, Sep. 2001, pp. 1-3, vol. 3 Issue 9 ISSN 1464-391X, Elsevier, Cambridge, US.
Hyperion is a Catalyst for Success at Johnson Matthey, unknown publication, unknown publication date, unknown publisher, unknown country.
Ray H. Baughman, Anvar A Zakhidov, Walt A. de Heer, Carbon Nanotubes—The Route Toward Applications, Aug. 2, 2002, pp. 787-792, vol. 297, Science, US.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Electrostatic discharge mitigation structure and methods... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrostatic discharge mitigation structure and methods..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge mitigation structure and methods... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3635269

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.