Electrostatic discharge failure avoidance through...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07496877

ABSTRACT:
An integrated system and method to achieve ESD robustness on an integrated circuit (IC) in a fully automated ASIC design environment is described. Electrical characteristics and electrical limits on the power network are translated to power route region constraints for each chip input/output (I/O) cell. Electrical limits on the signal network are translated into signal route region constraints for each chip I/O cell. These constraints are passed on to an I/O floorplanner (automatic placer of I/O cells) that analyzes trade-offs between these constraints. For I/O cells that can not be placed to satisfy both power and signal region constraints, the I/O floorplanner utilizes the knowledge of alternative power distribution structures to group I/Os and create local power grid structures that have the effect of relaxing the power region constraints. Instructions for creating these local power grid structures are passed on to the automatic power routing tool.

REFERENCES:
patent: 4988636 (1991-01-01), Masleid et al.
patent: 5552333 (1996-09-01), Cheung et al.
patent: 5796638 (1998-08-01), Kang et al.
patent: 6725439 (2004-04-01), Homsinger et al.
patent: 6823502 (2004-11-01), Wingren et al.
patent: 7065728 (2006-06-01), Bakir et al.
patent: 7073147 (2006-07-01), Ikeda et al.
patent: 7076757 (2006-07-01), Hirata
patent: 7350160 (2008-03-01), Perez et al.
patent: 2006/0075368 (2006-04-01), Bakir et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Electrostatic discharge failure avoidance through... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrostatic discharge failure avoidance through..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge failure avoidance through... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4086810

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.