Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1995-09-28
1997-04-22
Wojciechowicz, Edward
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257173, 257174, 257297, 257328, 257357, 257358, 257360, 257363, 257546, H01L 2362
Patent
active
056231563
ABSTRACT:
An integrated circuit device includes internal power supply buses V.sub.SSI, and V.sub.DDI, and output power supply buses V.sub.SSO, and V.sub.DDO. An output driver of the device has an active p-channel pull up, and n-channel pulldown complementary pair configuration with their outputs tied to a common node, which is in turn tied to an I/O pad. A protection circuit for protecting the device from ESD events includes a series resistor disposed between the source of the n-channel pulldown transistor, and power supply bus V.sub.SSO. The protection circuitry includes a diode having its cathode connected to the I/O pad, and its anode connected to power supply bus V.sub.SSI. The pulldown transistor includes an n.sup.+ drain region, which is shared with the diode, wherein the diode and transistor are merged. The resistor between the pulldown transistor source, and power supply V.sub.SSO permits maintaining this merged structure. In an alternate embodiment, an n-well may be formed to underlie the p.sup.+ anode of the diode, and wholly surround it. The n-well extends toward and contacts the n.sup.+ drain region of the pulldown FET. The n-well isolates the p.sup.+ region from the substrate, permitting the p.sup.+ region to be connected to the power supply bus V.sub.SSO thereby eliminating the requirement that a metal power supply bus V.sub.SSI be routed into the I/O portion of the device.
REFERENCES:
patent: 4990802 (1991-02-01), Smooha
patent: 5019888 (1991-05-01), Scott et al.
patent: 5043782 (1991-08-01), Avery
patent: 5140401 (1994-08-01), Ker et al.
patent: 5182220 (1993-01-01), Ker et al.
patent: 5218222 (1993-06-01), Roberts
patent: 5289334 (1994-02-01), Ker et al.
patent: 5329143 (1994-07-01), Chan et al.
EOS/ESD Symposium "Sub-Micron Chip ESD Protection Schemes Which Avoid Avalanching Junctions", E.R. Worley, et al., pp. 1.2.1-1.2.8 no date.
IEEE/IRPS (1987); "ESD Phenomena and Protection Issues in CMOS Output Buffers"; Duvvury, et al.; pp. 174-180, Jan.
IEEE Transactions of Electron Devices, vol. 35, No. 12, Dec. 1988; "Internal Chip ESD Phenomena Beyond the Protection Circuit"; Duvvury, et al.; pp. 2133-2138.
EOS/ESD Symposium Proceedings Jan. (1989); "Improving the ESD Failure Thershold of Silicided nMOS output Transistors by Ensuring Uniform Current Flow"; Polgreen, et al.; pp. 168-174.
IEEE Electron Device Letters, vol. 12, No. 1; Jan. 1991; "A Low-Voltage Triggering SCR for On-Chip ESD Protection at Output and Input Pads"; Chatterjee; pp. 21-22.
IEEE Jan. (1992); "Achieving Uniform nMOS Device Power Distribution for Sub-Micron ESD Reliability"; Duvvury, et al.; pp. 92-134.
EOS/ESD Symposium; "ESD Protection in a Mixed Voltage Interface and Multi-Rail Disconnected Power Grid Environment in 0.50-and 0.25 mu m Channel Length CMOS Technologies"; Voldman; pp. 94-125--94-134, Jan. 1994.
EOS/ESD Symposium; "Core Clamps for Low Voltage Technologies"; Dabral, et al.; pp. 94-141--94-149, Jan. 1994.
IEEE (1994); "Mixed-Voltage Interface ESD Protection Circuits for Advanced Microprocessors in Shallow Trench and LOCOS Isolation CMOS Technologies"; Voldman, et al.; pp. 94-141--94-149, Jan. 1994.
Cypress Semiconductor Corporation
Wojciechowicz Edward
LandOfFree
Electrostatic discharge (ESD) protection circuit and structure f does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge (ESD) protection circuit and structure f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge (ESD) protection circuit and structure f will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-343444