Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-01-21
2009-06-02
Cao, Phat X (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S355000, C360S323000, C361S056000, C361S111000
Reexamination Certificate
active
07541648
ABSTRACT:
An electrostatic discharge (ESD) protection circuit that includes a parallel connection of parasitic vertical and lateral bipolar junction transistors (BJTs) each with a floating base and a metal oxide semiconductor (MOS) field transistor with a floating body is disclosed. The three transistors may be connected in parallel between a bond (input or output) pad and a substantially fixed voltage level (e.g., a ground (or zero potential) or Vcc, depending on the transistor configuration) in a semiconductor electronic device so as to protect transistor gates or other circuit portions from damage from electrostatic voltages. The parasitic BJTs and the field transistor may be configured to remain cut off so long as an input voltage at the pad is between a negative V1voltage (−V1) (V1>0) and a +V2voltage (V2>Vcc), thereby allowing a greater input voltage swing without signal clamping. In one embodiment, the parasitic BJTs are PNP transistors and the field transistor is a PMOS transistor. In another embodiment, the parasitic BJTs may be NPN transistors whereas the field transistor is an NMOS transistor. The PMOS field transistor and at least the lateral PNP BJT may be configured to conduct to discharge a negative electrostatic voltage, whereas, in case of a positive electrostatic voltage, at least one of the parasitic PNP BJTs may provide a discharge path. On the other hand, an NMOS field transistor and at least one of the lateral NPN BJTs may be configured to conduct to discharge a positive electrostatic voltage, whereas, in case of a negative electrostatic voltage, at least one of the parasitic NPN BJTs may provide a discharge path. Any electronic device, including a memory device, may be configured to employ the ESD protection circuit according to the present disclosure. Because of the rules governing abstracts, this abstract should not be used to construe the claims.
REFERENCES:
patent: 4994874 (1991-02-01), Shimizu et al.
patent: 5293057 (1994-03-01), Ho et al.
patent: 6172403 (2001-01-01), Chen
patent: 6791122 (2004-09-01), Avery et al.
patent: 6800906 (2004-10-01), Cheng
patent: 6829126 (2004-12-01), Lee et al.
patent: 6940104 (2005-09-01), Yeh et al.
patent: 7203050 (2007-04-01), Cheng et al.
patent: 7244992 (2007-07-01), Ker et al.
patent: 2004/0141266 (2004-07-01), Ker et al.
Ajith Amerasekera, Transistor Operation Under ESD Conditions, ESD in Silicon Integrated Circuits, 2002, John Wiley, pp. 85-89.
Charvaka Duvvury et al., Design and Layout Requirements, ESD in Silicon Integrated Circuits, 2002, Chapter 6, John Wiley, pp. 126-127.
Stanley Wolf, Silicon Processing for the VLSI era: Process Integration, Lattice Press, 1990, Chapater 6, pp. 441-443.
Cao Phat X
Jones Day
Kalam Abul
Micro)n Technology, Inc.
Pencoske Edward L.
LandOfFree
Electrostatic discharge (ESD) protection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge (ESD) protection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge (ESD) protection circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4074091