Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-01-06
2001-11-13
Meier, Stephen D. (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S330000
Reexamination Certificate
active
06316805
ABSTRACT:
FIELD OF THE INVENTION
The present invention generally relates to a structure of ESD device, and particularly relates to an ESD device with deep current path.
BACKGROUND OF THE INVENTION
While the progress in the semiconductor integrated circuits reaches ULSI (ultra large scale integration) level or even higher level, the integrity of the integrated circuits rises at an amazing rate. The capacity of a single semiconductor chip increases from several thousand devices to hundreds of million devices, or even to billions of devices. Taking DRAM (dynamic random access memories) for example, the increasing integrity in manufacturing extends the capacity of a single chip to step from earlier 4 megabit to 16 megabit, and further to 256 megabit or even higher. Integrated circuit devices like transistors, capacitors, and connections must be greatly narrowed accompanying with the advancement. The increasing packing density of integrated circuits generates numerous challenges to the semiconductor manufacturing process. Every element or device needs to be formed within a smaller area without influencing the characteristics and operations of the integrated circuits.
The electrostatic discharge (ESD) zapping has became a serious problem as the feature size of the MOS transistor has been scaled down. A semiconductor device having the input/output pad connections with external circuitry and devices is subject to the problem of ESD. The ESD is easily conducted through the input/output and the power lead connections into the internal devices and causes some damage to the semiconductor devices, especially serious ones like gate oxide breakdown and damage caused by overheating.
The general IC products are required to endure the electrostatic discharge test of the human body model with two thousand volts and the machine model with two hundred volts. Therefore, for protecting the devices from ESD damage, built-in ESD protection circuits are connected between the input/output pads and the internal circuitry. The field-oxide device is one of the most used electrostatic discharged devices.
Referring to FIG.
1
and
FIG. 2
, the method to fabricate the field oxide device in deep submicron CMOS process is gradually changing from LOCOS (local oxidation of silicon) process in
FIG. 1
to STI (shallow trench isolation) process in
FIG. 2
because of the better isolation ability of the STI. However, the performance of the STI structure as ESD device is lowered due to the lower concentration in the interface of N
+
120
,
124
and field implant
122
and causing the higher junction breakdown voltage of STI. Referring to
FIG. 3
, another ESD device with low V
bd
is the GGNMOS (gate grounded thin oxide NMOS). The ESD current path in the GGNMOS is near the surface of the substrate
136
and the heat dissipation is not easy. Moreover, the MOSFET has the LDD peak structure
130
which often focuses the ESD current discharged through the surface channel to cause a low ESD level.
Therefore, an ESD device with low junction breakdown voltage and free from heat dissipation near the surface channel is strongly requested. One new ESD structure is provided in the present invention with a deep current path to achieve these demands.
SUMMARY OF THE INVENTION
The present invention provides an ESD protective device with deep current path and low breakdown voltage.
In the present invention, the P
+
field implant and STI are formed in sequence in the substrate. Then, a gate oxide layer is deposited on the substrate by LPCVD or PECVD. A conductive layer and a hard mask layer are deposited on the gate oxide layer and are patterned by lithography and anisotropic etching method to form the gate structure. Next, the substrate is processed with LDD to form the LDD region by using the gate structure as a mask. A spacer is formed on the sidewall of the gate structure and the substrate is implanted to form S/D region by using the spacer as a mask. Some alternatives can be devised as follows: (1) The length between STI region and LDD region is zero; (2) without LDD region; (3) with an N well region below the field implant region, the LDD region and S/D region; (4) with a deep N well region below the N well region.
REFERENCES:
patent: 6074909 (2000-06-01), Gruening
patent: 6180975 (2001-01-01), Radens et al.
patent: 6207992 (2001-03-01), Mori
patent: 6255689 (2001-07-01), Lee
Ker Ming-Dou
Lin Geeng-Lih
Meier Stephen D.
Powell Goldstein Frazer & Murphy LLP
Vanguard International Semiconductor Corporation
LandOfFree
Electrostatic discharge device with gate-controlled field... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge device with gate-controlled field..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge device with gate-controlled field... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2596166