Electronic system having a first level write through cache memor

Details Electronic system having a first level write through cache memor Electronic system having a first level write through cache memor

1995-06-07

1998-07-07

Gossage, Glenn

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711135, 711141, 711142, 711143, 711144, 711156, G06F 1300

Patent

active

057784256

ABSTRACT:
An electronic system, such as a computer system, having a first level write through cache and a smaller second-level write-back cache, is disclosed. The disclosed computer system includes a single integrated circuit microprocessor unit that includes a microprocessor core, a memory controller circuit, and first and second level caches. The microprocessor unit is connected to external dynamic random access memory (DRAM). The first level cache is a write-through cache, while the second level cache is a write-back cache that is much smaller than the first level cache. In operation, a write access cache miss to the first level cache that is a cache hit in the second level cache effects a write to the second level cache, rather than to DRAM, thus saving a wait state. A dirty bit is set for each modified entry in the second level cache. Upon the second level cache being full of modified data, a cache flush to DRAM is automatically performed. In addition, each entry of the second level cache is flushed to DRAM upon each of its byte locations being modified. The electronic system may also include one or more additional integrated circuit devices, such as a direct memory access (DMA) circuit and a bus bridge interface circuit for bidirectional communication with the microprocessor unit. The microprocessor unit may also include handshaking control to prohibit configuration register updating when a memory access is in progress or is imminent. The disclosed microprocessor unit also includes circuitry for determining memory bank size and memory address type.

REFERENCES:
patent: 4739473 (1988-04-01), Ng et al.
patent: 5040153 (1991-08-01), Fung et al.
patent: 5274768 (1993-12-01), Traw et al.
patent: 5287531 (1994-02-01), Rogers, Jr. et al.
patent: 5301292 (1994-04-01), Hilton et al.
patent: 5307320 (1994-04-01), Farrer et al.
patent: 5317709 (1994-05-01), Sugimoto
patent: 5359723 (1994-10-01), Mathews et al.
patent: 5408129 (1995-04-01), Farmwald et al.
patent: 5463759 (1995-10-01), Ghosh et al.
patent: 5513331 (1996-04-01), Pawlowski et al.
patent: 5561779 (1996-10-01), Jackson et al.
patent: 5561783 (1996-10-01), Vanka et al.
Linley Gwennap, Microprocessor Report, "TI Shows Integrated X86 CPU for Notebooks", vol. 8, No. 2, Feb. 14, 1994, pp. 5-7.
ACC Micro, ACC 2056 3.3V Pentium Single Chip Solution for Notebook Applications, Rev. 1.1, pp. 1-1-1-10.
ACC Micro, ACC 2066 486/386DX Notebook Enhanced-SL Single Chip AT, Rev. 1.2, Oct. 11, 1993 pp. 1-1-1-10.
PicoPower, Redwood Technical Reference Manual, Databook 3.0P, Jul. 8, 1994, pp. i-iv, 18,19,87-89.
ACC Micro, ACC Microelectronics Product Guide.
VIA Technologies, Inc., Energy Star-Compliant System Logic Solutions, Brochure.
OPTi, 82C895 Single Chip True Green PC Chipset.
OPTi, Blackhawk 486 Desktop Chipset.
EFAR, EC802G One Chip32 Bits PC/AT Core Logic, Technical Reference Manual, 1994, 11-14, 25,29.
ETEQ Micro, Buffalo ET 9000, 486 Write Back Cache "AT" Single Chip, Rev 03, May 1994, pp. 1-8.
ETEQ Micro, Panda 82C390SX, Single Chip 386 SX Direct Mapped Cache solution, Rev 0.1, Oct. 1991, pp. 1-4, Rev.0.2, Apr. 1992, pp. 5-10.
EFAR, SWIFT-IDE, 386 Chip UP grade 486, POWERser Pentium PCI/ISA Chip Set, 1994.
OPTi Python Chipset for Pentium Processors, 82C546 & 82C547 Data Book, Version 1.0, May 1994, pp. 1-3, 37,38,41,43,45-52,65,66,69,70,72.
Symphony Laboratories, Wagner 486 PC/AT Chip Set, Rev A.2, Features, Block Diagram, pp. 1-1-1-8.
UMC Super Energy Star Green File, Version 4.0, Preliminary UM8881F/8886F, Apr. 15, 1994, pp. 1, 7-18.
UMC Super Energy Star Green File, Version 4.0, Preliminary UM8498F/8496F/82C495F, Apr. 15, 1994, pp. 1-3, 17-19.
UMC Super Energy Star Green File, Version 4.0, Preliminary UM8486F, Apr. 15, 1994, pp. 6-8, 17-19.
OPTi, Viper Notebook Chipset, Preliminary Data Book, Ver.0.2, 82C556/82C557/82C558N, Jun. 1994, pp. 1-5, 46-67.
Texas Instruments, TACT84500 EISA Chip Set, Designer's Handbook, 1991, pp. 3-1-3-4, 3-42-3-44.
OPTi 82C802G, System/Power Management Controller, Mar. 1994, pp. 1-14, 19-22, 37.
OPTi 82C596/82C597, Cobra Chipset for Pentium Processors Data Book, Rev. 1.0, Oct. 1994, pp. 1-3, 35-51.
Texas Instruments, TACT84411 Single-Chip 80486 Systems Logic, 1993, pp. 1-1-1-5, 2-1, 2-2, 4-1-4-15, 5-28.

Affiliated with

Also associated with

Rating

Electronic system having a first level write through cache memor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic system having a first level write through cache memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic system having a first level write through cache memor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1218532