Computer graphics processing and selective visual display system – Computer graphics display memory system – Shared memory
Reexamination Certificate
2008-01-22
2008-01-22
Tung, Kee M. (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Shared memory
C345S542000, C345S531000, C345S547000
Reexamination Certificate
active
10174918
ABSTRACT:
An electronic system, an integrated circuit and a method for display are disclosed. The electronic system contains a first device, a memory and a video/audio compression/decompression device such as a decoder/encoder. The electronic system is configured to allow the first device and the video/audio compression/decompression device to share the memory. The electronic system may be included in a computer in which case the memory is a main memory. Memory access is accomplished by one or more memory interfaces, direct coupling of the memory to a bus, or direct coupling of the first device and decoder/encoder to a bus. An arbiter selectively provides access for the first device and/or the decoder/encoder to the memory. The arbiter may be monolithically integrated into a memory interface. The decoder may be a video decoder configured to comply with the MPEG-2 standard. The memory may store predicted images obtained from a preceding image.
REFERENCES:
patent: 4257095 (1981-03-01), Nadir
patent: 4774660 (1988-09-01), Conforti
patent: 4894565 (1990-01-01), Marquardt
patent: 5027400 (1991-06-01), Baji et al.
patent: 5212742 (1993-05-01), Normile et al.
patent: 5250940 (1993-10-01), Valentaten et al.
patent: 5363500 (1994-11-01), Takeda
patent: 5371893 (1994-12-01), Price et al.
patent: 5450542 (1995-09-01), Lehman et al.
patent: 5459519 (1995-10-01), Scalise et al.
patent: 5461679 (1995-10-01), Normile et al.
patent: 5522080 (1996-05-01), Harney
patent: 5557538 (1996-09-01), Retter et al.
patent: 5576765 (1996-11-01), Cheney et al.
patent: 5579052 (1996-11-01), Artieri
patent: 5590252 (1996-12-01), Silverbrook
patent: 5598525 (1997-01-01), Nally et al.
patent: 5621893 (1997-04-01), Joh
patent: 5623672 (1997-04-01), Popat
patent: 5682484 (1997-10-01), Lambrecht
patent: 5748203 (1998-05-01), Tang et al.
patent: 5774206 (1998-06-01), Wasserman et al.
patent: 5774676 (1998-06-01), Stearns et al.
patent: 5778096 (1998-07-01), Stearns
patent: 5793384 (1998-08-01), Okitsu
patent: 5797028 (1998-08-01), Gulick et al.
patent: 5809245 (1998-09-01), Zenda
patent: 5809538 (1998-09-01), Pollmann et al.
patent: 5812789 (1998-09-01), Diaz et al.
patent: 5815167 (1998-09-01), Muthal et al.
patent: 5835082 (1998-11-01), Perego
patent: 5912676 (1999-06-01), Malladi et al.
patent: 5923665 (1999-07-01), Sun et al.
patent: 5936616 (1999-08-01), Torborg et al.
patent: 5960464 (1999-09-01), Lam
patent: 6058459 (2000-05-01), Owen et al.
patent: 6297832 (2001-10-01), Mizuyabu et al.
patent: 6330644 (2001-12-01), Yamashita et al.
patent: 2100700 (1995-01-01), None
patent: 69631364 (2004-11-01), None
patent: 0 673 171 (1995-09-01), None
patent: 0 495 574 (1997-03-01), None
patent: 0827110 (1998-03-01), None
patent: 0827348 (1998-03-01), None
patent: 0 710 029 (2002-03-01), None
patent: 0772159 (2004-01-01), None
patent: 2740583 (1997-04-01), None
patent: 06-030442 (1994-02-01), None
patent: 06-178274 (1994-06-01), None
patent: 06-348238 (1994-12-01), None
patent: 08-018953 (1996-01-01), None
patent: 10-108117 (1998-04-01), None
patent: 10-145739 (1998-05-01), None
patent: 96/20567 (1996-07-01), None
Bhed, H. and P. Srinivasan, “A High-Performance Cross-Platform MPEG Decoder,”Digital Video Compression on Personal Computers: Algorithms and Technologies, SPIE Proceedings, Feb. 7-8, 1994, vol. 2187, pp. 241-248.
Bursky D., “Highly Integrated Controller Eases MPEG-2 Adoption,”Electronic Design, vol. 43, No. 17, pp. 141-142, Aug. 21, 1995.
Butler, B. and T. Mace, “The Great Leap Forward,”PC Magazine, pp. 241-244, 246, 248, 250, 253-254, 256, 260-261, 264, 266-268, 273-275, 278, Oct. 11, 1994.
Doquilo, J. “Symmetric Multiprocessing Servers: Scaling the Performance Wall,”Infoworldpp. 82-85, 88-92, Mar. 27, 1995.
Fandrianto, Jan and Tim Williams, “A Programmable Solution for Standard Video Compression,”inIEEE Computer Society Press, Thirty-Seventh IEEE Computer Society International Conference, San Francisco, CA, Feb. 24-28, 1992, pp. 47-50.
Galbi, D. et al., “An MPEG-1 Audio/Video Decoder with Run-Length Compressed Antialiased Video Overlays,”IEEE International Solid State Circuits Conference, pp. 286-287, 381, 1995.
Giorgis, T., “SMP Network Operating Systems,”Computer Dealer News, vol. 12, No. 16, Aug. 8, 1996.
King, A.,Inside Windows 95, Microsoft Press, Redmond Washington, pp. 85-90, 1994.
Maturi, G., Single Chip MPEG Audio Decoder,IEEE Transactions on Consumer Electronics, vol. 38, No. 3, pp. 348-356, Aug. 1992.
“MPEG Video Overview,”SGS-Thomson Microelectronics Technical Note, pp. 1-4, 1992.
Video Electronics Standards Association, “VESA Unified Memory Architecture Hardware Specifications Proposal,” Version: 1.0p, pp. 1-38, Oct. 31, 1995.
Video Electronics Standards Association, VESA Unified Memory Architecture VESA BIOS Extensions (VUMA-SBE Proposal), Version 1.0p, pp. 1-26, Nov. 1, 1995.
U.S. District Court, Eastern District of Texas Live (Sherman), Civil Docket For Case #: 4:03-cv-00276-LED,STMicroelectronics, Inc., Plaintiffv.Motorola, Inc., and Freescale Semiconductor, Inc., Defendants, Counterclaim Plaintiffsv.STMicroelectronics N.V., and STMicroelectronics, Inc., Counterclaim Defendants, date filed Jul. 18, 2003, 47 pages.
Bryan Ackland, “The Role of VLSI in Multimedia,”IEEE Journal of Solid-State Circuits, Apr. 1994, vol. 29, No. 4, pp. 381-388.
Joel F. Adam and David L. Tennenhouse, “The Vidboard: A Video Capture and Processing Peripheral for a Distributed Multimedia System,”ACM Multimedia, Aug. 1-6, 1993, vol. 5, No. 2, pp. 113-120.
Matthew Adiletta, et al., “Architecture of a Flexible Real-Time Video Encoder/Decoder. The DECchip 21230,”Multimedia Hardware Architectures 1997, Feb. 12-13, 1997, vol. 3021, pp. 136-148.
T. Araki, et al., “Video DSP Architecture for MPEG2 CODEC,”ICASSP-94 S2AUVN, Speech Processing 2, Audio, Underwater Acoustics, VLSI & Neural Networks, Apr. 19-22, 1994, vol. 2, pp. 417-420.
Doug Bailey, et al., “Programmable Vision Processor/Controller for Flexible Implementation of Current and Future Image Compression Standards,”IEEE Micro, Oct. 1992, pp. 33-39.
Yin Bao and Adarshpal S. Sethi, “OCP—A: An Efficient QoS Control Scheme for Real Time Multimedia Communications,”IEEE Global Telecommunications Conference, Conference Record, Nov. 3-8, 1997, vol. 2 of 3, pp. 741-745.
Mark Baugher, “The OS/2 Resource Reservation System,”Multimedia Computing and Networking 1995, Feb. 1995, vol. 2417, pp. 167-176.
Allen J. Baum et al., “A Multimedia Chipset for Consumer Audio-Visual Applications,”IEEE Transactions on Cunsumer Electronics, Aug. 1997, vol. 43, No. 3, pp. 646-648.
Vasudev Bhaskaran et al., “Multimedia Architectures: From Desktop Systems to Portable Appliances,”Multimedia Hardware Architectures 1997, Feb. 12-13, 1997, vol. 3021, pp. 14-25.
Philip Bonannon et al., “The Architecture of the Dali Main-Memory Storage Manager,”Multimedia Tools and Applications, 1997, vol. 4, pp. 115-151.
C. Bouville et al., “DVFLEX: A Flexible MPEG Real Time Video CODEC,”International Conference on Image Processing, Sep. 16-19, 1996, vol. II of III, pp. 829-832.
V. Michael Bove, Jr., “The Impact of New Multimedia Representations on Hardware and Software Systems,”Multimedia Hardware Architectures 1997, Feb. 12-13, 1997, vol. 3021, pp. 34-39.
Apurva Brahmbatt, “A VLSI Architecture for Real Time Code Book Generator and Encoder of a Vector Quantizer,”International Conference on Image Processing, IEEE Signal Processing Society, vol. 2, Sep. 16-19, 1996, pp. 991-994.
Dave Bursky, “Codec Compresses Images in Real Time: Real-Time Motion Video or Still Images Can be Compressed with Single-Chip Multistandard Core,”Electronic Design, Oct., 3, 1993.
Dave Bursky, “Performing Over 8 BOPS, A Two Chip Set Can Compress or Expand Video in Real Time Image Processing Chip Set Handles Full Motion Vi
Colavin Osvaldo
Diaz Raul Zegers
Owen Jefferson Eugene
Carlson David V.
Jorgenson Lisa K.
Nguyen Hau H
STMicroelectronics Inc.
Tung Kee M.
LandOfFree
Electronic system and method for display using a decoder and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic system and method for display using a decoder and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic system and method for display using a decoder and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3944091