Electronic stream processing circuit with test access

Details Electronic stream processing circuit with test access Electronic stream processing circuit with test access

2011-04-26

2011-04-26

Ryman, Daniel J (Department: 2466)

Multiplex communications

Diagnostic testing

C702S118000

Reexamination Certificate

active

07933207

ABSTRACT:
Consistent with an example embodiment, there is a signal processing circuit. Linking multiplexing (L-MUX) circuits, link respective pairs of stream processing circuits. Each L-MUX circuit is individually switchable to a normal mode and a replacement mode; in normal mode, it passes a first stream of samples values between the stream processing circuits in the respective pair of the L-MUX circuits; in replacement mode, it supplies successive sample values from a second stream from the communication structure to a receiving one of the stream processing circuits in the respective pair. A control circuit keeps a selectable one of the multiplexing circuits in the replacement mode so the selectable one of the L-MUX circuits passes a stream of successive samples from the second stream to the receiving one of the processing circuits in the respective pair of L-MUX circuits, while keeping at least part of the other L-MUX circuits in the normal mode.

REFERENCES:
patent: 5481186 (1996-01-01), Heutmaker et al.
patent: 6988230 (2006-01-01), Vermeulen et al.
patent: 7054989 (2006-05-01), Mizobata
patent: 7100020 (2006-08-01), Brightman et al.
patent: 2003/0056165 (2003-03-01), Whetsel et al.
patent: 1 319 209 (2001-10-01), None
patent: 1 406 063 (2003-03-01), None
patent: 07-294604 (1995-11-01), None
patent: 2005-503563 (2005-02-01), None
patent: 03/025595 (2003-03-01), None
J. Li, H. Huang, J. Chen, C. Su, C. Wu, C. Cheng, S. Chen, C. Hwang, H. Lin, A Hierarchical Test Methodology for Systems on Chip, IEEE Micro, vol. 22, Issue 5, Sep. 2002, pp. 69-81.
S. Oakland, Considerations for Implementing IEEE 1149.1 on System-on-a-Chip Integrated Circuits, Proceedings of the 2000 IEEE International Test Conference, pp. 628-637.
J. Son, S. Park, A Simple Wrapped Core Linking Module for SoC Test Access, Proceedings of the 11th Asian Test Symposium, pp. 344-350, 2000.
J. Mitola, Software Radio Architecture: A Mathematical Perspective, IEEE Journal on Selected Areas in Communications, vol. 17, No. 4, Apr. 1999, pp. 514-538.
S. Srikanteswara, J. Reed, P. Athanas, R. Boyle, A Soft Radio Architecture for Reconfigurable Platforms, IEEE Communications Magazine, Feb. 2000, pp. 140-147.
E. Marinissen I , Y. Zorian , R. Kapur , T. Taylor and L. Whetsel, Towards a Standard for Embedded Core Test: An Example, Proceedings of the IEEE International Test Conference, pp. 616-627, 1999.
E. Marinissen, R. Kapur, M. Lousberg, T. McLaurin, M. Ricchetti and Y. Zorian, On IEEE P1500's Standard for Embedded Core Test, Journal of Electronic Testing, Springer Netherlands, Issue vol. 18, Nos. 4-5, Aug. 2002, pp. 365-383.
Y. Zorian, E. Marinissen I, S. Dey, Testing Embedded-Core Based System Chips, Proceedings of the IEEE International Test Conference, 1998, pp. 130-143.

Affiliated with

Also associated with

Rating

Electronic stream processing circuit with test access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic stream processing circuit with test access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic stream processing circuit with test access will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2694342