Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2007-01-31
2010-11-30
Tran, Minh-Loan T (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257SE27062
Reexamination Certificate
active
07843011
ABSTRACT:
An electronic device can include a field isolation region and a first insulating layer having a first strain and having a portion, which from a top view, lies entirely within the field isolation region. The electronic device can also include a second insulating layer having a second strain different from the first strain and including an opening. From a top view, the portion of the first insulating layer can lie within the opening in the second insulating layer. In one embodiment, the field isolation region can include a dummy structure and the portion of the first insulating layer can overlie the dummy structure. A process of forming the electronic device can include forming an island portion of an insulating layer wherein from a top view, the island portion lies entirely within the field isolation region.
REFERENCES:
patent: 4569698 (1986-02-01), Feist
patent: 4667395 (1987-05-01), Ahlgren et al.
patent: 5200351 (1993-04-01), Hadjizadeh-Amini
patent: 5283202 (1994-02-01), Pike, Jr. et al.
patent: 5849616 (1998-12-01), Ogoh
patent: 5970330 (1999-10-01), Buynoski
patent: 6506642 (2003-01-01), Luning et al.
patent: 6686286 (2004-02-01), Yoon
patent: 6815279 (2004-11-01), Yagishita
patent: 6864135 (2005-03-01), Grudowski et al.
patent: 6870179 (2005-03-01), Shaheed et al.
patent: 6872617 (2005-03-01), Sashida
patent: 6876081 (2005-04-01), Chow
patent: 6902971 (2005-06-01), Grudowski
patent: 6933565 (2005-08-01), Matsumoto et al.
patent: 6982465 (2006-01-01), Kumagai et al.
patent: 7084061 (2006-08-01), Sun et al.
patent: 7101742 (2006-09-01), Ko et al.
patent: 7105394 (2006-09-01), Hachimine et al.
patent: 7109568 (2006-09-01), Kumagai et al.
patent: 7138310 (2006-11-01), Currie et al.
patent: 7276769 (2007-10-01), Yamada et al.
patent: 7279746 (2007-10-01), Doris et al.
patent: 7297584 (2007-11-01), Park et al.
patent: 7316960 (2008-01-01), Ting
patent: 7374987 (2008-05-01), Chidambarrao et al.
patent: 7423330 (2008-09-01), Satoh
patent: 7445978 (2008-11-01), Teh et al.
patent: 2003/0194822 (2003-10-01), Chen et al.
patent: 2005/0040461 (2005-02-01), Ono et al.
patent: 2005/0227425 (2005-10-01), Henley
patent: 2005/0285137 (2005-12-01), Satoh
patent: 2006/0121688 (2006-06-01), Ko et al.
patent: 2007/0012960 (2007-01-01), Knoefler et al.
patent: 2007/0090455 (2007-04-01), Lim et al.
patent: 1487007 (2004-12-01), None
patent: 10-0567022 (2006-04-01), None
patent: 20060034686 (2006-04-01), None
patent: 20070011408 (2007-01-01), None
patent: 2004049406 (2004-06-01), None
patent: 2004114400 (2004-12-01), None
patent: 2005098962 (2005-10-01), None
Pidin, S. et al. “A Novel Strain Enhanced CMOS Architecture Using Selectively Deposited High Tensile and High Compressive Silicon Nitride Films”; Fujitsu, IEDM 2004.
Shimizu, A. et al. “Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement”; Hitachi, IEDM 2001.
Yang, H.S. et al.; “Dual Stress Liner for High Performance sub-45nm Gate Length SOI CMOS Manufacturing”; IBM, IEDM 2004.
U.S. Appl. No. 11/148,455, filed Jun. 9, 2005.
U.S. Appl. No. 11/269,303, filed Nov. 8, 2005.
U.S. Appl. No. 11/300,091, filed Dec. 14, 2005.
U.S. Appl. No. 12/180,818 Notice of Allowance mailed Apr. 9, 2009, 12 pages.
PCT Search report and Written Opinion for corresponding PCT Application No. PCT/US08/50969 mailed Jun. 24, 2008.
U.S. Appl. No. 12/180,818, filed Jul. 28, 2008.
Grudowski, P. et al. “1-D and 2-D Geometry Effects in Uniaxially-Strained Dual Etch Stop Layer Stressor Integrations”; 2006 Symposium on VLSI Technology Digest of Technical Papers; IEEE ISBN 1-4244-0005-8/06.
EPC Application No. 06816682.6; Extended Search Report mailed Oct. 7, 2009.
U.S. Appl. No. 12/180,818 Notice of Allowance mailed Jan. 19, 2010, 6 pages.
Grudowski Paul A.
Kolagunta Venkat R.
Shroff Mehul D.
Freescale Semiconductor Inc.
Quinto Kevin
Tran Minh-Loan T
LandOfFree
Electronic device including insulating layers having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic device including insulating layers having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic device including insulating layers having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4189031