Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1998-05-18
2001-11-06
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06314552
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of electronic design. More specifically, the present invention relates to design creation tools for use by electronic designers to create designs for electronic components, including in particular, integrated electronic components.
2. Background Information
Assisting electronic designers in dealing with the ever increasing complexity of electronic designs (hereinafter, most of the time, simply designs) has long been a recognized need. In the last two decades, the electronic design automation (EDA) tool industry has grown into a multi-billion dollar industry, with a wide range of tools available from an array of manufacturers covering design activities from the beginning to the end of the design cycle.
In the area of design creation, various synthesis tools were introduced in the mid-'80s to assist the designers. These early synthesis tools (which are still in use today) operate at a relatively low level, allowing the designers to specify and optimize the designs at the logic level, also referred to as the gate level. As the complexity of integrated electronic components continued to increase, merely being able to optimize designs at the logic or gate level was no longer sufficient for the designers. A more productive approach was desired. In the late '80s, a new generation of improved synthesis tools became available. These new improved synthesis tools (which have now become the primary design creation tools) are capable of operating at a higher level, allowing the designers to specify and optimize designs at the register transfer level (RTL) as well as at the logic or gate level.
Since then, the complexity of integrated electronic components has continued to increase unabated. Merely being able to optimize designs at the RTL has also become insufficient for the designers for many large designs. Once again, another more productive approach was desired. In recent years, a new type of synthesis tool that complements the earlier RTL and logic level synthesis tools has become available. Together, these synthesis tools enable a designer to operate at an even higher level, specifying and optimizing designs at the behavioral level. However, the current generation of complementary behavioral synthesis tools suffer from a number of drawbacks. First of all, they continue to operate with the RTL and/or logic level synthesis tools' “black box” or batch approach. That is, an “optimized” RTL specification (optimized in the judgment of the synthesis tools) is generated for a designer in response to each set of behavioral specification and constraints provided. (The behavioral specification and constraints are jointly specified.) The designer is unable to interact with the intermediate stages of the generation process to inject or apply his/her knowledge in guiding the generation of the “optimal” design. Once generated, if the designer wants to consider different alternatives, the designer must alter the constraints, which are jointly specified with the behavioral specification, and start the whole synthesis process again. For large designs, it is not uncommon to take hours to re-synthesize, even if the re-synthesis is performed on the more powerful high end workstations. Secondly, the current generation of behavioral synthesis tools have relatively limited capacity. Some of these behavioral synthesis tools recommend having designs partitioned into smaller designs that have less than 150 operations and a speed limit of not more 30 clock cycles (also referred to as c-steps). The smaller designs are behaviorally synthesized individually, and then “merged back” together into the “larger” design.
The increase of complexity of integrated electronic components is not expected to plateau any time in the near future. In fact, the very contrary of an even faster rate of increase is expected. Notwithstanding the relatively recent introduction of the behavioral synthesis tools, it is expected that the prior art approaches to creating electronic designs will be unsatisfactory for handling the larger designs in the near future, which will become the “average” designs in the not too distant future. Thus, an even more productive approach to electronic design creation is desired.
SUMMARY OF THE INVENTION
A novel machine implemented method for assisting a designer in creating an electronic design is disclosed. The method includes evolutionarily generating candidate architectures for an electronic design, with the evolutionary generation of the candidate architectures being periodically guided by a designer, and generating an implementation specification for the electronic design in accordance with a selected one of the evolutionarily generated candidate architectures.
In one embodiment, the candidate architectures are evolutionarily generated on different abstraction levels, and the generated candidate architectures on the different abstraction levels may be selectively regenerated as often as desired by the designer.
In one embodiment, the periodic guidance includes periodic modification of the constraints on the electronic design. In one embodiment, the method further includes facilitating periodic exploration of the design, including the generated candidate architectures, by the designer, to aid the designer in formulating his/her guidance.
In one embodiment, the implementation specification of the electronic design is an RTL specification of the electronic design, which may be output in any one of a number of formats, including an implicit FSM format, an explicit FSM format, and a structural netlist format.
In one embodiment, the method is implemented with executable programming instructions, wherein when executed, enable the executing processor to practice the method. In one embodiment, the programming instructions are incorporated into an EDA tool. The EDA tool, including the incorporated programming instructions, is embodied in a distribution storage medium, for use to distribute and install the EDA tool onto one or more computer systems.
REFERENCES:
patent: 5404319 (1995-04-01), Smith et al.
patent: 5428740 (1995-06-01), Wood et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5623419 (1997-04-01), Kundert
patent: 5634115 (1997-05-01), Fitzpatrick et al.
patent: 5673198 (1997-09-01), Lawman et al.
patent: 5764951 (1998-06-01), Ly et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5880971 (1999-03-01), Dangelo et al.
patent: 5912819 (1999-06-01), Kucukcakar et al.
patent: 6145117 (2000-11-01), Eng
O. Tanir et al., A Specification Driven Architectural Design Environment, Computer, pp. 26-35, Jun. 1995.*
B.A.A. Antao et al., ARCHGEN: Automated Synthesis of Analog Systems, IEEE Transactions on Very Large Integration Systems, pp. 231-244, Jun. 1995.*
B.A.A. Antao, Architectural Exploration for Analog System Synthesis, Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 529-532, May 1995.*
C. Schneider, A Methodology for Hardware Architecture Trade-off at Different Levels of Abstraction, European Design and Test Conference, pp. 537-541, Mar. 1997.*
S. Antoniazzi et al., A Methodology for Control Dominated Systems CoDesign, Proceedings, Third International Workshop on Hard/Software Codesign, pp. 2-9, Sep. 1994.*
A. Jemai et al., Architectural Simulation in the Context of Behavioral Synthesis, Proceedings, Design, Automation and Test in Europe, pp. 590-595, Feb. 1998.*
T. Camposano et al., Synthesizing Circuits from Behavioural Descriptions, IEEE Transactions on COmputer-Aided Design of Integrated Circuits and Systems, pp. 171-180, Feb. 1989.*
Buonanno et al., “Application of a Testing Framework to VHDL Descriptions at Different Abstraction Levels,” 1997 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Oct. 1997, pp. 654-659.
Hsu et al., “Digital Design From Concept to Prototype in Hours,” 1994 IEEE Asia-Pacific Conference on Circuits and systems, Dec. 1994, pp. 175-181.
Ly et al., “Sch
Columbia IP Law Group, PC
Smith Matthew
Thompson A. M.
LandOfFree
Electronic design creation through architectural exploration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic design creation through architectural exploration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic design creation through architectural exploration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2593665