Electronic control apparatus with memory validation and method

Details Electronic control apparatus with memory validation and method Electronic control apparatus with memory validation and method

1999-05-10

2002-12-17

Le, Dieu-Minh (Department: 2184)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S718000

Reexamination Certificate

active

06496946

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to electronic systems and more particularly to systems and methods relating to memory validation.
BACKGROUND OF THE INVENTION
Many electronic control systems are used in applications that require a high degree of dependability. Some of these applications are found in the automotive field where system failure could jeopardize passenger safety. While there are many implementations of such electronic systems, a certain group of implementations rely on redundancy to increase dependability. Such a redundant system might have multiple microprocessors, each having its own memory. While such systems provide increased dependability, they also have increased cost due to the extra components. As an alternative, other control systems reduce their cost by using a single memory array. Memory is typically a significant portion of the overall cost of a system. Other system components may or may not be duplicated. This second type of controller improves its dependability by performing validation routines to test at least some of its components, such as the memory. However, due to increased program size, increased feature sets, and increased memory size, the microprocessors in such systems are approaching bandwidth limitations with respect to executing real-time software validation routines. It would therefore be desirable if a system without redundant memory components could validate its memory for high dependability with reduced bandwidth requirements on the microprocessor.
Accordingly, there is a need for an improved electronic control system with memory validation and an accompanying method of operation.


REFERENCES:
patent: 4688222 (1987-08-01), Blum
patent: 5410547 (1995-04-01), Drain
patent: 5517615 (1996-05-01), Sefidvash et al.
patent: 5604754 (1997-02-01), Itskin et al.
patent: 5638381 (1997-06-01), Cho et al.
patent: 5740199 (1998-04-01), Sibigtroth
patent: 5742616 (1998-04-01), Torreiter et al.
patent: 6085334 (2000-07-01), Giles et al.
Williams, “A Painless Guide to CRC Error Detection Algorithms V3.00”, Rocksoft{circumflex over ( )}tm Pty Ltd, 28 pgs. (1993).
Kuo, et al., “Soft-Defect Detection (SDD) Technique for a High-Reliability CMOS SRAM”, IEEE Journal of Solid-State Circuits, vol. 25, No. 1, pp. 61-67 (1990).

Affiliated with

Also associated with

Rating

Electronic control apparatus with memory validation and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic control apparatus with memory validation and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic control apparatus with memory validation and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2920880