Electronic computer memory system having multiple width, high sp

Details Electronic computer memory system having multiple width, high sp Electronic computer memory system having multiple width, high sp

1994-09-12

1999-03-30

Robertson, David L.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

G06F 1200

Patent

active

058902155

ABSTRACT:
An electronic computer memory system has first and second intermediate memory levels for use between a central processing unit and a main memory level. One or more buffer arrays have two sets of bus lines. A first set of buffer array bus lines communicates with associated bus lines of the first and second intermediate memory arrays. The second set of buffer array bus lines contains a number of bus lines less than the number of bus lines in the first memory array. By providing one or more buffers with two sets of bus lines, data can be transferred between the main memory level and the buffer or one intermediate memory level while data in the other intermediate memory level is operated on by a the central processing unit. By providing the buffer with one set of bus lines equal to the number of bus lines of the first and second intermediate memory arrays, high speed data transfer between the intermediate memory arrays can be achieved.

REFERENCES:
patent: 4084230 (1978-04-01), Matick
patent: 4489381 (1984-12-01), Lavallee et al.
patent: 4577293 (1986-03-01), Matick et al.
patent: 4633440 (1986-12-01), Pakulski
patent: 4823259 (1989-04-01), Aichelmann et al.
patent: 4905188 (1990-02-01), Chuang et al.
patent: 4912630 (1990-03-01), Cochcroft, Jr.
patent: 4943947 (1990-07-01), Kobayashi
patent: 4995041 (1991-02-01), Hetherington et al.
patent: 5012472 (1991-04-01), Arimoto et al.
patent: 5025421 (1991-06-01), Cho
patent: 5121360 (1992-06-01), West et al.
patent: 5226009 (1993-07-01), Arimoto
patent: 5454093 (1995-09-01), Abdulhafiz et al.
Research Disclosure Feb. 1989 #298 "Cache Design which Eliminates Cache Store Miss Penalty" K. Mason Publications Ltd, England (Anon)
Asakura, M., et al. "An Experimental 1-Mbit Cashe DRAM with ECC." Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990, pp. 5-10.
Chappell, T.I., et al. "A 2-ns Cycle, 3.8-ns Access 512-kb CMOS ECL SRAM with a Fully Pipelined Architecture." IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1577-1585.
Hidaka, H., et al. "The Cache DRAM Architecture: A DRAM with an On-Chip Cashe Memory."IEEE Micro, Apr. 1990, pp. 14-25.
Kalter, H., et al. "A 50 ns 16MB DRAM with a 10ns Data Rate." 1990 ISSCC Digest of Technical Papers, pages 232, 233, and 303.
Matick, R.E., et al. "Architecture, design, and operating characteristics of a 12-ns CMOS functional cache chip." IBM Journal of Research and Development, vol. 33, No. 5, Sep. 1989, pp. 524-539.

Affiliated with

Also associated with

Rating

Electronic computer memory system having multiple width, high sp does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic computer memory system having multiple width, high sp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic computer memory system having multiple width, high sp will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1226096