Electronic circuits with dynamic bus partitioning

Details Electronic circuits with dynamic bus partitioning Electronic circuits with dynamic bus partitioning

2000-03-28

2003-12-09

Myers, Paul R. (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

Reexamination Certificate

active

06662260

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to buses used for carrying information between functional blocks of an electronic circuit and, more particularly, to electronic circuits which utilize dynamic bus partitioning for reduced power consumption. The invention is typically utilized for improving the operation of high speed circuitry on a single monolithic substrate, but is not limited to such use.
BACKGROUND OF THE INVENTION
In state of the art processors, the use of on-chip memory and wide internal buses has become an increasingly common approach to solving the throughput bottleneck associated with moving data on and off a chip. This trend, combined with very long instruction word architectures and high operating frequencies, has caused the capacitance and power consumption of on-chip buses to increase dramatically.
As used herein, the term “bus” refers to a set of electrical conductors, typically multiple conductors, used for carrying electrical signals between two or more circuits. The bus may be a data bus, an address bus, a control bus or any other type of bus. The electrical signals may represent data, addresses, control information, instructions, operands or any other type of information. The bus is typically an internal bus on a monolithic integrated circuit, known as an “on-chip” bus.
A digital signal processor architecture that utilizes three 128-bit data buses is disclosed in U.S. Pat. No. 5,896,543 issued Apr. 20, 1999 to Garde. The data buses interconnect three memory banks, two computation blocks, a control block and an external port. The clock rate of the data buses may be 166 Megahertz or greater. It may be shown that three 128-bit data buses operating at a frequency of 250 Megahertz dissipate 1.5 watts when it is assumed that each bus conductor has a capacitance of 5 picofarads. The size and complexity of such a digital signal processor architecture dictate a large chip and therefore relatively long bus lengths and high capacitance. The higher capacitance contributes to increased power dissipation and reduces the maximum operating frequency. Furthermore, in devices having buses with a large number of bits, it is not always possible to simply make each conductor wider to increase the speed of the bus, as this would cause the bus to be unacceptably large. The bus would also consume far too much power, since the power of the bus grows linearly with the width of the bus conductors.
A technique for reducing power dissipation in large datapaths is disclosed by H. Kapadia et al. in “Reducing Switching Activity on Datapath Buses with Control-Signal Gating”, IEEE Journal of Solid-State Circuits, Vol. 34, No. 3, March 1999, page 405-414. The disclosed technique involves control signal gating. When a bus is not used in a datapath, it is held in a quiescent state by stopping the propagation of switching activity through the module driving the bus. The disclosed technique involves the use of multiplexers in the datapath. This approach has the disadvantage that the multiplexers can add significantly to the delay of the datapath.
Accordingly, there is a need for improved techniques for reducing power dissipation and capacitance on high speed buses.
SUMMARY OF THE INVENTION
According to a first aspect of the invention, electronic apparatus is provided. The electronic apparatus comprises a plurality of functional electronic blocks, a bus interconnecting the functional blocks, one or more electronically controllable switches partitioning the bus into bus segments and a switch controller. Each of the electronically controllable switches has an on state wherein two of the bus segments are interconnected and an off state wherein the two bus segments are isolated. The switch controller controls the states of the electronically controllable switches in response to control information, such as information representative of the source and the destination of each bus transaction.
In a preferred embodiment, the functional blocks are components of a digital signal processor and may be fabricated on a single substrate.
The switch controller may include a source-destination decoder for controlling the states of the electronically controllable switches in response to control information representative of the source and the destination of each bus transaction. The switch controller may dynamically change the states of the electronically controllable switches between transactions of a sequence of bus transactions. In another embodiment, the switch controller may control the states of the electronically controllable switches to permit two or more bus transactions to be performed simultaneously.
According to another aspect of the invention, a method is provided for communicating between functional blocks in electronic apparatus comprising a plurality of functional electronic blocks interconnected by a bus. The method comprises the steps of partitioning the bus into bus segments, enabling a bus transaction between a source functional block and a destination functional block by interconnecting bus segments to complete a connection between the source and destination functional blocks, and performing the bus transaction on the interconnected bus segments.
According to a further aspect of the invention, electronic apparatus comprises a plurality of functional electronic blocks interconnected by a bus, means for partitioning the bus into bus segments, and means for enabling a bus transaction on the bus by interconnecting bus segments in response to control information representative of the source and the destination of the bus transaction.


REFERENCES:
patent: 4821174 (1989-04-01), Webb et al.
patent: 4922409 (1990-05-01), Schoellkopf et al.
patent: 5862359 (1999-01-01), Nozuyama
patent: 5896543 (1999-04-01), Garde
patent: 6081863 (2000-06-01), Kelley et al.
patent: 6182178 (2001-01-01), Kelley et al.
patent: 6195723 (2001-02-01), Neal et al.
patent: 6237057 (2001-05-01), Neal et al.
patent: 6338107 (2002-01-01), Neal et al.
patent: 0 892 352 (1999-01-01), None
Kapadia et al., “Reducing Switching Activity on Datapath Buses With Control-Signal Gating”, IEEE Journal of Solid-State Circuits, vol. 34, No. 3, (Mar. 1999), pp. 405-414.

Affiliated with

Also associated with

Rating

Electronic circuits with dynamic bus partitioning does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic circuits with dynamic bus partitioning, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic circuits with dynamic bus partitioning will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3180010