Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2011-05-31
2011-05-31
Nguyen, Tuan T. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S206000, C365S207000, C365S185200
Reexamination Certificate
active
07952949
ABSTRACT:
Data is read from a memory matrix (10) with a plurality of bit lines (12). A differential sense amplifier (14) receives a signal derived from a first one of the bit lines (12) on a first input. The differential sense amplifier (14) receives a reference signal from a reference output of a reference circuit (15) to a second input. A second one of the bit lines (12), which is adjacent to the first one of the bit lines (12), is coupled to the reference circuit (15), so that a bit line signal value on the second one of the bit lines (12) affects a reference signal value on the reference output, at least partly reproducing an effect of crosstalk of the bit line signal value (12) on the second one of the bit lines (12) on a bit line signal value on the first one of the bit lines (12).
REFERENCES:
patent: 5010524 (1991-04-01), Fifield et al.
patent: 5014241 (1991-05-01), Asakura et al.
patent: 5140556 (1992-08-01), Cho et al.
patent: 6462998 (2002-10-01), Proebsting
patent: 6639846 (2003-10-01), Nikutta
patent: 10116325 (2002-10-01), None
patent: 0205294 (1986-12-01), None
Gulati K et al; “Single Event Mirroring and DRAM Sense Amplifier Designs for Improved Single-Event Upset Performance”. IEEE Transactions on Nuclear Science, vol. 41, No. 6, pp. 2026-2034, Dec. 1994. IEEE, Piscataway, NJ, USA.
Zaid Al-Ars et al, “Effects of Bitline coupling on the faulty Behaviour of DRAMs”, IEEE VLSI test symposium, 2004, see whole document [20040101AlArsZaid].
J.S. Yuan et al, “Parasitic Effects on the Multilevel Interconnects in DRAM Circuits”, IEEE, 1990, see whole document [19900101YuanJS].
Lambert Nicolaas
Van Acht Victor M. G.
Nguyen Tuan T.
NXP B.V.
LandOfFree
Electronic circuit that comprises a memory matrix and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic circuit that comprises a memory matrix and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic circuit that comprises a memory matrix and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2688273