Electronic circuit designing method apparatus for designing...

Details Electronic circuit designing method apparatus for designing... Electronic circuit designing method apparatus for designing...

2008-07-08

2008-07-08

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07398497

ABSTRACT:
An electronic circuit designing method and apparatus designs an electronic circuit by CAD, by generating design constraints with respect to the electronic circuit based on at least one of general layout and wiring information related to devices and wirings included in the electronic circuit, user requirements defined by a user, and user resources defined by the user, and urging an input to the user by displaying the design constraints.

REFERENCES:
patent: 5402357 (1995-03-01), Schaefer et al.
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5559997 (1996-09-01), Tsuchida et al.
patent: 5572717 (1996-11-01), Pedersen
patent: 5610833 (1997-03-01), Chang et al.
patent: 5636132 (1997-06-01), Kamdar
patent: 5778216 (1998-07-01), Venkatesh
patent: 5877966 (1999-03-01), Morris et al.
patent: 5910897 (1999-06-01), Dangelo et al.
patent: 6058252 (2000-05-01), Noll et al.
patent: 6083275 (2000-07-01), Heng et al.
patent: 6086631 (2000-07-01), Chaudhary et al.
patent: 6122443 (2000-09-01), Nishikawa
patent: 6185518 (2001-02-01), Chen
patent: 6185706 (2001-02-01), Sugasawara
patent: 6185726 (2001-02-01), Chou
patent: 6189132 (2001-02-01), Heng et al.
patent: 6223334 (2001-04-01), Suaris et al.
patent: 6311317 (2001-10-01), Khoche et al.
patent: 6327692 (2001-12-01), Brown
patent: 6446239 (2002-09-01), Markosian et al.
patent: 6457167 (2002-09-01), Kitahara
patent: 6530073 (2003-03-01), Morgan
patent: 6539531 (2003-03-01), Miller et al.
patent: 6550046 (2003-04-01), Balasa et al.
patent: 6567957 (2003-05-01), Chang et al.
patent: 6578183 (2003-06-01), Cheong et al.
patent: 6581191 (2003-06-01), Schubert et al.
patent: 6587992 (2003-07-01), Marple
patent: 6609230 (2003-08-01), Li
patent: 6618839 (2003-09-01), Beardslee et al.
patent: 6718529 (2004-04-01), Iwanishi
patent: 6823500 (2004-11-01), Ganesh et al.
patent: 6832364 (2004-12-01), Heng et al.
patent: 6917909 (2005-07-01), Markov et al.
patent: 6918102 (2005-07-01), Rutenbar et al.
patent: 6968514 (2005-11-01), Cooke et al.
patent: 7225423 (2007-05-01), Bhattacharya et al.
patent: 7322019 (2008-01-01), Sato et al.
patent: 2003/0014725 (2003-01-01), Sato et al.
patent: 2003/0088843 (2003-05-01), Mehrotra et al.
patent: 2003/0204828 (2003-10-01), Iwanishi
patent: 2003/0225552 (2003-12-01), Ganai et al.
patent: 2-136913 (1990-05-01), None
patent: 5-282225 (1993-10-01), None
patent: 5-334339 (1993-12-01), None
patent: 7-14927 (1995-01-01), None
patent: 7-182460 (1995-07-01), None
patent: 08-297689 (1996-11-01), None
patent: 10-247027 (1998-09-01), None
patent: 10-320219 (1998-12-01), None
patent: 11-008309 (1999-01-01), None
patent: 11-73444 (1999-03-01), None
patent: 11-184908 (1999-07-01), None
patent: 2000-207269 (2000-07-01), None
Vemuri et al., “Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming”, Jun. 1995, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol. 3 , Issue: 2 , pp. 201-214.
Malavasi et al., “Dynamic bound generation for constraint-driven routing”, May 1-4, 1995 , Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995 , pp. 477-480.
Mahmoud et al. “Performance constraints generation for analog circuit layout”, Feb. 24-26, 1998, Radio Science Conference, 1998. NRSC '98. Proceedings of the Fifteenth National, pp. C36/1-C36/7.
Nair et al., “Generation of performance constraints for layout”, Aug. 1989, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 8, Issue 8, pp. 860-874.
Young et al., “A unified method to handle different kinds of placement constraints in floorplan design”, Jan. 7-11, 2002 Design Automation Conference. Proceedings of ASP-DAC . 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings, pp. 661-667.
Choudhury et al., “Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits”, vol. 12, Issue 2, Feb. 1993 pp. 208-224.
Internet URL “NEONLINE Advanced Device News”; http://techon.nikkeibp.coip/device/000627fujitsu—signaladviser.html, Jun. 27, 2000.
Communication form the Japanese Patent Office mailed Jul. 17, 2007.

Affiliated with

Also associated with

Rating

Electronic circuit designing method apparatus for designing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic circuit designing method apparatus for designing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic circuit designing method apparatus for designing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2815994