Electronic circuit design method, simulation apparatus and...

Details Electronic circuit design method, simulation apparatus and... Electronic circuit design method, simulation apparatus and...

2006-08-01

2006-08-01

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07086018

ABSTRACT:
An electronic circuit designing method analyzes noise with respect to a wiring pair, and automatically corrects the wiring pair by determining a spacing between wirings of the wiring pair so as to prevent generation of a noise error, if the noise error is detected based on the analysis of the noise.

REFERENCES:
patent: 5502644 (1996-03-01), Hamilton et al.
patent: 6028989 (2000-02-01), Dansky et al.
patent: 6058256 (2000-05-01), Mellen et al.
patent: 6449753 (2002-09-01), Aingaran et al.
patent: 6499131 (2002-12-01), Savithri et al.
patent: 6711726 (2004-03-01), Hirakimoto et al.
patent: 5-143688 (1993-06-01), None
patent: 5-181938 (1993-07-01), None
patent: 9-045775 (1997-02-01), None
patent: 10-256376 (1998-09-01), None
Tilmann Stöhr, Markus Hetzel, Jürgen Koehl Analysis, Reduction and Avoidance of Crosstalk on VLSI Chips pp. 211-218.

Affiliated with

Also associated with

Rating

Electronic circuit design method, simulation apparatus and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic circuit design method, simulation apparatus and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic circuit design method, simulation apparatus and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3606248