Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Die bond
Reexamination Certificate
2011-06-21
2011-06-21
Dang, Phuc T (Department: 2892)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Die bond
C257S690000, C257SE23023, C438S106000, C438S612000
Reexamination Certificate
active
07964974
ABSTRACT:
An apparatus and method, the apparatus includes an electronic chip package including an electronic chip having a first and a second contact pad formed thereon, a first dielectric layer coupled to the electronic chip, a second dielectric layer coupled to the first dielectric layer such that a dielectric boundary lies therebetween, a first and a second cover pad positioned along the dielectric boundary, a metal interconnect formed along a first multi-layer via and coupled to the first cover pad and contact pad, and a metal interconnect formed along a second multi-layer via and coupled to the second cover pad and contact pad. The first multi-layer via extends through the second dielectric layer, the first cover pad, and the first dielectric layer to the first contact pad. The second multi-layer via extends through the second dielectric layer, the second cover pad, and the first dielectric layer to the second contact pad.
REFERENCES:
patent: 5353195 (1994-10-01), Fillion et al.
patent: 5946546 (1999-08-01), Fillion et al.
patent: 6239482 (2001-05-01), Fillion et al.
patent: 6242282 (2001-06-01), Fillion et al.
patent: 6396153 (2002-05-01), Fillion et al.
patent: 6475877 (2002-11-01), Saia et al.
patent: 6905951 (2005-06-01), Yoneda et al.
patent: 2005/0224167 (2005-10-01), Antesberger et al.
patent: 2006/0249754 (2006-11-01), Forman et al.
patent: 2007/0108549 (2007-05-01), Wu
patent: 2009/0224391 (2009-09-01), Lin et al.
Durocher Kevin M.
Fillion Raymond Albert
McConnelee Paul Alan
Saia Richard Joseph
Dang Phuc T
General Electric Company
Testa Jean K.
Ziolkowski Patent Solutions Group, SC
LandOfFree
Electronic chip package with reduced contact pad pitch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic chip package with reduced contact pad pitch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic chip package with reduced contact pad pitch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2744844