Electrically programmable inter-chip interconnect architecture

Details Electrically programmable inter-chip interconnect architecture Electrically programmable inter-chip interconnect architecture

1993-02-12

1995-06-13

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

364716, 326 39, 326 45, H03K 19173, G06F 738

Patent

active

054245893

ABSTRACT:
A user-programmable inter-chip interconnect architecture, which may be used for providing programmable interconnections among a plurality of integrated circuits, is disclosed. A plurality of main circuitry in the core region of an integrated circuit is connected through connection nodes to a programmable peripheral switch network in the frame region of the integrated circuit. The peripheral switch network may be programmed by the user to obtain the desired signal-propagating paths between said connection nodes and bonding pads of the peripheral switch network, or among bonding pads of the peripheral switch network. The peripheral switch network has intersecting wiring channels attached to the bonding pads and the connection nodes. Programmable junctions may be present at the intersections of the wiring channels. A substantial number of desired interconnections may be achieved that have only one such programmable junction in the signal-propagating path. When a plurality of integrated circuits including this architecture arc mounted on a substrate that provides fixed conductive leads between the bonding pads of the integrated circuits, user-programmable, highly flexible, high-performance two-point and multi-point connections among the main circuitry of the integrated circuits are obtained.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 4608504 (1986-08-01), Yamamoto
patent: 4642487 (1987-02-01), Carter
patent: 4680491 (1987-07-01), Yokouchi et al.
patent: 4756006 (1988-07-01), Richard
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4825107 (1989-04-01), Naganuma et al.
patent: 4864381 (1989-09-01), Seefeldt et al.
patent: 4866508 (1989-09-01), Eichelberger et al.
patent: 4987319 (1991-01-01), Kawana
patent: 4992679 (1991-02-01), Takata et al.
patent: 5066831 (1991-11-01), Spielberger et al.
patent: 5107146 (1992-04-01), El-Ayat
patent: 5109353 (1992-04-01), Sample et al.
patent: 5162893 (1992-11-01), Okano

Affiliated with

Also associated with

Rating

Electrically programmable inter-chip interconnect architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrically programmable inter-chip interconnect architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically programmable inter-chip interconnect architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1311626