Static information storage and retrieval – Read/write circuit – Testing
Patent
1994-11-17
1998-04-21
Yoo, Do Hyun
Static information storage and retrieval
Read/write circuit
Testing
36518901, 36518907, G11C 700
Patent
active
057425485
ABSTRACT:
In order to make it possible to ascertain that the programming cycles in an EEPROM type memory have been carried out efficiently, supplementary test cells are provided. A data writing operation is carried out in three successive cycles that consist in the programming of a test cell with a first logic value, a second cycle for the programming of the data elements and a third cycle for the programming of the test cell with a logic value that is complementary to the first one. The state of the test cell enables the detection of power interruptions during programming.
REFERENCES:
patent: 4279024 (1981-07-01), Schrenk
patent: 4357685 (1982-11-01), Daniele et al.
patent: 5325337 (1994-06-01), Buttar
patent: 5426609 (1995-06-01), Okuda
patent: 5453954 (1995-09-01), Nakamura
patent: 5471428 (1995-11-01), Baron et al.
patent: 5487042 (1996-01-01), Edo
patent: 5491662 (1996-02-01), Pezzini
Bahout Yvon
Tailliet Fran.cedilla.ois
Anderson Matthew
Formby Betty
Groover Robert
SGS-Thomson Microelectronics S.A.
Yoo Do Hyun
LandOfFree
Electrically modifiable non-volatile memory with write checking does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrically modifiable non-volatile memory with write checking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically modifiable non-volatile memory with write checking will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2065108