Electrically erasable programmable read-only memory with NAND ce

Details Electrically erasable programmable read-only memory with NAND ce Electrically erasable programmable read-only memory with NAND ce

1993-02-24

1995-08-08

Gossage, Glenn

Static information storage and retrieval

Floating gate

Particular biasing

365195, 365 72, 365184, G11C 1604

Patent

active

054405092

ABSTRACT:
An erasable programmable read-only memory (EPROM) with a NAND cell structure includes NAND cell blocks, each of which has a selection transistor connected to the corresponding bit line and memory cell transistors connected in series. Word lines are connected to control gates of the cell transistors. In a data write mode, a selection transistor of a certain cell block containing a selected cell is rendered conductive to connect the cell block to the corresponding bit line. A control circuit is provided for applying an "L" level voltage (approximately 0 V) to a word line connected to the selected cell, applying an "H" level voltage (approximately 20 V) to a word line or word lines positioned between the selected word line and a contact node connecting the cell block and a specific bit line associated therewith, applying a voltage corresponding to data to be written to the specific bit line, and applying an intermediate voltage between the "H" and "L" level voltages to non-selected bit lines, thereby writing the data in the selected cell by tunneling. If the data is logic "0" data, the intermediate voltage is applied also to the specific bit line.

REFERENCES:
patent: 4233526 (1980-11-01), Kurogi et al.
patent: 4404659 (1983-09-01), Kihara et al.
patent: 4933904 (1990-06-01), Stewart et al.
patent: 5050125 (1991-09-01), Momodomi et al.
Masuoka et al, "New Ultra High Density EPROM And Flash EEPROM With NAND Cell Structure", IEDM Tech. Dig., Dec. 6-7, 1987, pp. 552-555.
Shirota et al, "A New Nand Cell for Ultra-High Density 5v-Only EEROMs", 1988 Symposium on VLSI Technology, Dig. of Tech. Papers, May 10-13, 1988, pp. 33-34.
E. Adler, IBM Technical Disclosure Bulletin, vol. 27, No. 6, Nov. 1984, S.3302-3307, "Densely Arrayed EEPROM Having Low Voltage Tunnel Write".
Miyamoto et al, "An Experimental 5-V-Only 256-kbit CMOS EEPROM with a High-Performance Signal Polysilicon Cell", IEEE Journal of Solid-State Circuits, vol. SC21, No. 5, Oct. 1986, pp. 852-860.
Oto et al, "High-Voltage Regulation and Process Considerations for High-Density 5 V-Only E.sup.2 PROM's", IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, Oct. 1983, pp. 532-538.
Stewart et al., "A High Density EPROM Cell and Array", Symposium of VLSI Technology, Digest of Technical Papers, pp. 89-90, May, 1986.

Affiliated with

Also associated with

Rating

Electrically erasable programmable read-only memory with NAND ce does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrically erasable programmable read-only memory with NAND ce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically erasable programmable read-only memory with NAND ce will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-976447