Electrically-erasable, electrically-programmable read-only memor

Details Electrically-erasable, electrically-programmable read-only memor Electrically-erasable, electrically-programmable read-only memor

1991-12-17

1993-06-08

LaRoche, Eugene R.

Static information storage and retrieval

Floating gate

Particular biasing

257314, G11C 1134

Patent

active

052185680

ABSTRACT:
An electrically-erasable, electrically-programmable read-only memory cell 10 is formed at a face of a layer of semiconductor 30 of a first conductivity type. A first source/drain region 16 and a second source/drain region 20 are formed in the face of layer of semiconductor 30 of a second conductivity type opposite the first conductivity type and spaced by a first channel area 50. A third source/drain region 18 is formed in the face of semiconductor layer 30 of the second conductivity type spaced from second source/drain region 20 by a second channel area 52. A thick insulator region 44 is formed adjacent at least a portion of second source/drain region 20 and includes a lateral margin of sloped thickness overlying a corresponding lateral margin of second source/drain region 20. The corresponding lateral margin of second source/drain region 20 has a graded dopant concentration directly proportionate with the sloped thickness of the overlying lateral margin of thick insulator region 44. A differentially grown insulator region 54 overlies second source/drain region 20 and includes a lateral margin of sloped thickness. A thin insulator tunneling window 62 overlies an area 60 of second source/drain region 20, tunneling window 62 formed between and spacing the lateral margin of the thick insulator region 44 and the lateral margin of differentially grown insulator region 54. A floating gate conductor 26 is disposed adjacent tunneling window 62 and insulatively adjacent second channel area 52. A control gate conductor 28 is disposed insulatively adjacent floating gate conductor 28. A gate conductor 24 is disposed insulatively adjacent first channel area 50.

REFERENCES:
patent: 4180826 (1979-12-01), Shappir
patent: 4203158 (1980-05-01), Frohman-Bentch
patent: 4258466 (1981-03-01), Kuo et al.
patent: 4288256 (1981-09-01), Ning et al.
patent: 4373248 (1983-02-01), McElroy
patent: 4377818 (1983-03-01), Kuo et al.
patent: 4377857 (1983-03-01), Tickle
patent: 4451904 (1984-05-01), Sugiura et al.
patent: 4493057 (1985-01-01), McElroy
patent: 4545034 (1985-10-01), Chatterjee et al.
patent: 4569117 (1986-02-01), Baglee et al.
patent: 4590504 (1986-05-01), Guterman
patent: 4597060 (1986-06-01), Mitchel et al.
patent: 4622737 (1986-11-01), Ravaglia
patent: 4652897 (1987-03-01), Okuyama et al.
patent: 4668970 (1987-05-01), Yatsuda et al.
patent: 4672409 (1987-06-01), Takei et al.
patent: 4686558 (1987-08-01), Adam
patent: 4695979 (1987-09-01), Tuvell et al.
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4715014 (1987-12-01), Tuvell et al.
patent: 4718041 (1988-01-01), Baglee et al.
patent: 4733482 (1988-03-01), West et al.
patent: 4736342 (1988-04-01), Imondi et al.
patent: 4742492 (1988-05-01), Smayling et al.
patent: 4750024 (1988-06-01), Schreck
patent: 4766473 (1988-08-01), Kuo
patent: 4768080 (1988-08-01), Sato
patent: 4794433 (1988-12-01), Kamiya et al.
patent: 4804637 (1989-02-01), Smayling et al.
patent: 4829351 (1989-05-01), Engles et al.
patent: 4853895 (1989-08-01), Mitchell et al.
patent: 4855800 (1989-08-01), Esquivel et al.
patent: 4872041 (1989-10-01), Sugiura et al.
patent: 4912676 (1990-03-01), Paterson et al.
patent: 4924437 (1990-05-01), Paterson et al.
patent: 4947222 (1990-08-01), Gill et al.
patent: 5008721 (1991-04-01), Gill et al.
patent: 5041147 (1991-08-01), Yoshizawa et al.
M. McConnell, et al., "An Experimental 4-Mb Flash EEPROM with Sector Erase" IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991.
M. Gill et al., "A Novel Sublithographic Tunnel Diode Based 5V-Only Flash Memory", IEEE, 1990, IEDM 90-119.
Dumitru Cioaca et al., "A Million Cycle CMOS 256K EEPROM", IEEE, 1987, pp. 684-691.

Affiliated with

Also associated with

Rating

Electrically-erasable, electrically-programmable read-only memor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrically-erasable, electrically-programmable read-only memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically-erasable, electrically-programmable read-only memor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1947247