Electrical partitioning scheme for improving yields during the m

Details Electrical partitioning scheme for improving yields during the m Electrical partitioning scheme for improving yields during the m

1982-04-12

1984-12-18

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Bad bit

G11C 1140

Patent

active

044894015

ABSTRACT:
Circuitry for isolating and rendering inoperative faulty storage devices in a semiconductor memory array is disclosed. A determination is made as to whether the x-addresses of the faulty storage devices contain an address bit having a common value for all of the faulty storage devices. If such an address bit exists, the address buffer associated with the common address bit is programmed to lock in a permanent set of address indicator outputs. All x-address locations accessed by address signals containing the common address bit are thereafter disabled. The memory array continues to function at half its former storage capacity, using the storage devices associated with the remaining address locations.

REFERENCES:
patent: 4250570 (1981-02-01), Tsang et al.

Affiliated with

Also associated with

Rating

Electrical partitioning scheme for improving yields during the m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrical partitioning scheme for improving yields during the m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrical partitioning scheme for improving yields during the m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1991830