Active solid-state devices (e.g. – transistors – solid-state diode – Thin active physical layer which is – Heterojunction
Patent
1993-01-22
1995-04-04
Prenty, Mark V.
Active solid-state devices (e.g., transistors, solid-state diode
Thin active physical layer which is
Heterojunction
257197, 257565, 257592, 257653, 257657, H01L 29161, H01L 2972
Patent
active
054040280
ABSTRACT:
An electrical junction is precisely located between a highly p doped semiconductor material and a more lightly n doped semiconductor material by providing a lightly p doped buffer region between the two materials, with a doping level on the order of the n doped material's. The buffer region is made wide enough to establish an electrical junction at approximately its interface with the n doped material, despite a diffusion of dopant from the p doped material. When applied to a heterojunction bipolar transistor (HBT), the transistor's base serves as the heavily p doped material and its emitter as the more lightly n doped material. The buffer region is preferably employed in conjunction with a graded superlattice, located between the buffer and emitter, which inhibits dopant diffusion from the base into the emitter. A p-n junction is formed within the superlattice, which functions on one side as an electrical extension of the emitter and on the other side as an electrical extension of the buffer, and establishes the electrical junction at the p-n junction location. The precise positioning of the electrical junction results in a known and repeatable emitter-base turn-on voltage.
REFERENCES:
patent: 5132764 (1992-07-01), Bayraktaroglu
Low-Temperature Characterization of High-Current-Gain Graded-Emitter AlGaAs/GaAs Narrow-Base Heterojunction Bipolar Transistor, K. Ikossi-Anastasiou et al, IEEE Electron Device Letters 13(1992) Aug., No. 8, New York, US.
Malik et al., "High-gain, high frequency AlGaAs/GaAs graded band-gap base bipolar transistors with a Be diffusion set back layer in the base", Applied Physics Letters, vol. 46, No. 6, pp. 600-602.
Jalali et al., "Near-ideal lateral scaling in abrupt AlInAs.InGaAs heterostructure bipolar transistors prepared by molecular beam epitaxy", Applied Physics Letters, vol. 54, No. 23, pp. 2333-2335.
Jensen et al., "AlInAs/GaInAs HBT Ic Technology", IEEE Journal of Solid-State Circuits, vol. 26, No. 3, pp. 415-421. Mar. 1991.
Nottenburg et al., "In P-Based Heterostructure Bipolar Transistor", Proc. of the 1989 GaAs IC Symposium, 1989, pp. 135-138.
Won et al., "Self-Aligned In.sub.0.52 Al.sub.0.48 AS/In.sub.0.53 Ga.sub.0.47 AS Heterojunction Bipolar Transistors With Graded Interface on Semi-Insulating Inp Grown by Molecular Beam Epitaxy", IEEE Electron Device Letters, vol. 10, No. 3, Mar. 1989, pp. 138-140.
Asbeck et al., "In P-based Heterojunction Bipolar Transistors: Performance Status and Circuit Application", Second Int'l Conf. on Indium Phosphide and Related Materials, Apr. 23-25, 1990, pp. 2-5.
Capasso et al., "Pseudo-quaternary GaInAsP semiconductors A new Ga.sub.0.47 In.sub.0.53 As/InP graded gap superlattice and its applications to avalance photodiodes", Applied Physics Letters, vol. 45, No. 11, 1 Dec. 1984, pp. 1193-1195.
Wada et al., "Very high speed GaInAs metal-semiconductor-metal photodiode incorporating an AlInAs/GaInAs graded superlattice", Applied Physics Letters, vol. 54, No. 1, 2 Jan. 1989, pp. 16-17.
Hafizi Madjid
Metzger Robert A.
Rensch David B.
Stanchina William E.
Denson-Low W. K.
Duraiswamy V. D.
Hughes Aircraft Company
Prenty Mark V.
LandOfFree
Electrical junction device with lightly doped buffer region to p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrical junction device with lightly doped buffer region to p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrical junction device with lightly doped buffer region to p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2381858