Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2002-06-04
2004-12-28
Tokar, Michael (Department: 2829)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S655000
Reexamination Certificate
active
06835659
ABSTRACT:
FIELD OF THE INVENTION
The field of the invention relates to semiconductor processing. More particularly, one embodiment relates to a process of making an electrical coupling between semiconductive material and a metal. In particular, an embodiment relates to a process for making a tungsten buried digit line (“W BDL”) stack. Another embodiment relates to a source/drain (“S/D”) contact stack.
BACKGROUND
Semiconductor processing is an intensive activity during which several processes are integrated to achieve a working device. Miniaturization is the process of crowding more semiconductive devices onto a smaller substrate area in order to achieve better device speed, lower energy usage, and better device portability, among others. New processing methods must often be developed to enable miniaturization to be realized. One challenge is to prevent metal or metal silicide agglomeration during back-end-of-line (“BEOL”) processing. The challenge to achieve digit line communication in a memory device that has a low resistivity, is often accompanied by the challenge to achieve a temperature-resistant digit line that is protected from the encroachment of damaging elements during BEOL processing, burn-in testing, and field use.
The advent of the buried digit line (“BDL”) allowed for a lower overall profile of a dynamic random access memory (“DRAM”) device. However, the average grain size (“gs”) of a metallization continues to decrease in a manner that causes grains to form that follow the grain boundaries of a substrate. Accordingly, a higher than desirable resistivity persists despite miniaturization.
Another challenge is to fabricate shallow junctions with shallow source/drain (“S/D”) structures that will receive a contact without entirely destroying the shallow S/D structure. Thus, what is needed is a conductive structure that overcomes some of the challenges of the prior art.
SUMMARY
The above mentioned problems and challenges are overcome by embodiments of this invention.
One embodiment is directed to a process of forming a tungsten buried digit line (“WBDL”) stack on a substrate. The process includes forming a silicon-lean metal silicide first film over a polysilicon plug. Next, an amorphous metal nitride second film is formed by sputtering a metal nitride target above the first film. The amorphous metal nitride second film is covered with a refractory metal third film. A salicidation process causes the first film to form a salicide with the polysilicon plug. Because the buried digit line structures of active devices are formed according to embodiments of the present invention, a lower resistivity and a higher thermal processing yield are achieved.
Another embodiment is directed to a process of forming a source/drain (“S/D”) contact stack structure. The process includes forming a silicon-lean metal silicide first film over a silicon S/D active area. Next, an amorphous metal nitride second film is formed by sputtering a metal nitride target above the first film. The amorphous metal nitride second film is covered with a refractory metal third film. A salicidation process causes the first film to form a salicide with the silicon S/D active area. Because the S/D contact stack structures are formed according to embodiments of the present invention, a lower resistivity and a higher thermal processing yield are achieved.
Another embodiment relates to a device that includes at least one of a BDL structure and a S/D contact stack. The device is packaged and implemented in a host. In one embodiment, the host includes a memory module, In another embodiment, the host includes a computer system with a processor, a memory system, and at least one I/O device connected to the host.
REFERENCES:
patent: 5877062 (1999-03-01), Horii
patent: 5907188 (1999-05-01), Nakajima et al.
patent: 6096640 (2000-08-01), Hu
patent: 6156630 (2000-12-01), Iyer
patent: 2003/0207556 (2003-11-01), Werner et al.
“Denuded-WNx/poly-Si gate technology for deep sub-micron CMOS”, Byung Hak Lee et al., VLSI and CAD, 1999. ICVC '99. 6th International Conference on Oct. 26-27, 1999 Page(s): 225-228.*
“In-situ barrier formation for high reliable W/barrier/poly-Si gate using denudation of WNx on polycrystalline” Si Byung Hak Lee et al.; Electron Devices Meeting, 1998. IEDM '98 Technical Digest., International , Dec. 6-9, 1998 Page(s): 385-388;.*
Hu et al. “Applications of Rapid Thermal Process to Nitridation of Tungsten and Denudation of WNx for Poly-Si/Metal Gates”, Advanced Thermal Processing of Semiconductors, 2002. RTP 2002. 10th IEEE International Conference of , Sep. 25-27, 2002 Page(s): 125.*
Wolf, Stanley , et al., “Silicon Processing for the VLSI Era vol. 1”,Lattice Press, 2000, (2000), 834-838.
Kilday Lisa
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Tokar Michael
LandOfFree
Electrical coupling stack and processes for making same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrical coupling stack and processes for making same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrical coupling stack and processes for making same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3287120