Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2004-03-09
2010-10-05
Norris, Jeremy C (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C257S735000
Reexamination Certificate
active
07807931
ABSTRACT:
In an arrangement having at least one substrate, at least one electrical component is disposed on a surface section of the substrate and is provided with an electrical contact area, and at least one electrical contact lug has an electrical connecting area electrically contacting the contact area of the component. The connecting area of the contact lug and the contact area of the component are interconnected so that at least one zone of the contact lug protrudes beyond the area of the component. The contact lug is provided with at least one electrically conducting film while the electrically conducting film is provided with the electrical connecting area of the contact lug. The arrangement is particularly useful for large-area, low-inductive contacting of power semiconductor chips, as it allows for high current density.
REFERENCES:
patent: 3978578 (1976-09-01), Murphy
patent: 4937707 (1990-06-01), McBride et al.
patent: 5027192 (1991-05-01), Kloucek
patent: 5304843 (1994-04-01), Takubo et al.
patent: 5452182 (1995-09-01), Eichelberger et al.
patent: 5616886 (1997-04-01), Romero et al.
patent: 5637922 (1997-06-01), Fillion et al.
patent: 5856913 (1999-01-01), Heilbronner
patent: 6687108 (2004-02-01), Anthony et al.
patent: 196 17 055 (1997-06-01), None
patent: 0 380 906 (1990-08-01), None
patent: 0 473 929 (1992-03-01), None
patent: 2 382 101 (1978-09-01), None
patent: 7203686 (1995-08-01), None
patent: 8335665 (1996-12-01), None
patent: 2002190571 (2002-05-01), None
patent: WO 95/06946 (1995-03-01), None
Harmann, G., Wire Bonding in Microelectronics Materials, Processes, Reliability, and Yield, 2nd Edition, McGraw-Hill; 1998; pp. 1-41.
Temple, V.; “SPCO's ThinPak Package, an Ideal Building Block for Power Modules and Power Hybrids”; IMAPS 99 Conference, Chicago 1999; pp. 642-646.
S. Haque et al., “An Innovative Technique for Packaging Power Electronic Building Blocks Using Metal Posts Interconnected Parallel Plate Structures”; IEEE Transactions on Advanced Packaging, vol. 22, No. 2, May 1999; pp. 136-144.
X. Liu et al.; “Packaging of Integrated Power Electronics Modules Using Flip-Chip Technology”; Applied Power Electronics Conference and Exposition, APEC'2000; pp. 290-296.
C. Gillot et al.; “A New Packaging Technique for Power Multichip Modules”; IEEE Industry Applications Conference IAS 1999; pp. 1765-1769.
G.-Q. Lu, “3-D, Bond-Wireless Interconnection of Power Devices in Modules Will Cut Resistance, Parasitic and Noise”; PCIM, May 2000; pp. 40, 46-48, 65, 66, 68.
H.-J. Krokoszinski, “Foil-Clips for Power Module Interconnects”; Hybrid Circuits, vol. 35, Sep. 1992; pp. 28-30.
“Improved Method for C-4 Chip Join”; IBM Technical Disclosure Bulletin, vol. 31, No. 6, Nov. 1998; pp. 335-336.
Auerbach Franz
Gutsmann Bernd
Licht Thomas
Seliger Norbert
Weidner Karl
Norris Jeremy C
Siemens Aktiengesellschaft
Staas & Halsey , LLP
LandOfFree
Electrical component on a substrate and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrical component on a substrate and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrical component on a substrate and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4222324