Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1993-12-21
1995-05-30
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
3701053, H04L 700
Patent
active
054208947
ABSTRACT:
A circuit which synchronizes the phase of a data stream from a transmitting system, to the phase of the clock signal of the receiving system. Two frames of data from the transmitting data stream are stored in a memory which is continuously updated as the data for each time slot is stored in a different word of memory. The storage of the incoming stream data is controlled by the clock signal from the transmitting system. The data stored in the memory is then read out of that memory under control of the clock signal from the receiving system. As each word is read out, it is reinserted into the bit stream that is transmitted to the receiving system. An address control circuit ensures that write addresses have priority over read addresses. Similarly, a read/write control circuit ensures that write signals have priority over read signals. The read signals are arranged such that two read signals are available for each time slot. If there is a conflict between a write signal and the first read signal in a particular time slot, that read signal is inhibited and the second read signal in that time slot will retrieve the data from the memory for insertion in the data stream to be transmitted to the receiving system. If there is no conflict between a write signal and the first read signal, then the first read signal will retrieve the data from memory for insertion in the data stream to be transmitted to the receiving system and the second read signal is inhibited.
REFERENCES:
patent: 4158107 (1979-07-01), Nicholas
patent: 4439786 (1984-03-01), Claydon et al.
patent: 4569063 (1986-02-01), Perry
patent: 4891788 (1990-01-01), Kreifels
patent: 5323426 (1994-06-01), James et al.
patent: 5331639 (1994-07-01), Takatori et al.
Boslough James W.
Saar David C.
Tarleton George K.
AG Communication Systems Corporation
Chin Stephen
Hendricks Gregory G.
Luther William A.
LandOfFree
Elastic storage circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Elastic storage circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Elastic storage circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-368340