Efficiently controlling special memory mapped system accesses

Details Efficiently controlling special memory mapped system accesses Efficiently controlling special memory mapped system accesses

2006-11-13

2010-12-07

Rutz, Jared I (Department: 2187)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S221000, C710S026000

Reexamination Certificate

active

07849287

ABSTRACT:
In one embodiment, an input/output memory management unit (IOMMU) comprises a control register configured to store a base address of a set of translation tables and control logic coupled to the control register. The control logic is configured to respond to an input/output (I/O) device-initiated request having an address within an address range of an address space corresponding to a peripheral interconnect. One or more operations other than a memory operation are associated with the address range, and the control logic is configured to translate the address to a second address outside of the address range if the translation tables specify a translation from the address to the second address, whereby a memory operation is performed in response to the request instead of the one or more operations associated with the address range.

REFERENCES:
patent: 4550368 (1985-10-01), Bechtolsheim
patent: 4802085 (1989-01-01), Levy et al.
patent: 4812967 (1989-03-01), Hirosawa et al.
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5826084 (1998-10-01), Brooks et al.
patent: 5949436 (1999-09-01), Horane et al.
patent: 5956516 (1999-09-01), Pawlowski
patent: 5987557 (1999-11-01), Ebrahim
patent: 6065088 (2000-05-01), Bronson et al.
patent: 6128684 (2000-10-01), Okayama
patent: 6622193 (2003-09-01), Avery
patent: 6725289 (2004-04-01), Waldspurger et al.
patent: 6886171 (2005-04-01), MacLeod
patent: 7155379 (2006-12-01), Oshins et al.
patent: 7209994 (2007-04-01), Klaiber et al.
patent: 7302511 (2007-11-01), Jeyasingh et al.
patent: 7478327 (2009-01-01), Reid
patent: 7552436 (2009-06-01), Brice, Jr. et al.
patent: 2003/0135685 (2003-07-01), Cowan
patent: 2004/0215860 (2004-10-01), Armstrong et al.
patent: 2006/0075146 (2006-04-01), Schoinas et al.
patent: 2006/0195848 (2006-08-01), Arndt et al.
patent: 2006/0200616 (2006-09-01), Maliszewski
patent: 2006/0230208 (2006-10-01), Gregg et al.
patent: 2006/0277348 (2006-12-01), Wooten
patent: 2006/0288130 (2006-12-01), Madukkarumukumana et al.
patent: 2006/0294277 (2006-12-01), Tetrick
patent: 2007/0079039 (2007-04-01), Raj
U.S. Appl. No. 11/559,049, entitled “Filtering and Remapping Interrupts”.
Office Action from U.S. Appl. No. 11/559,049 mailed Mar. 18, 2009.
Office Action from U.S. Appl. No. 11/559,049 mailed Sep. 15, 2009.
Darren Abramson, et al., “Intel Virtualization Technology for Directed I/O,” Aug. 10, 2006, Intel Technology Journal, vol. 10, Issue 3, 2006.
Office Action from U.S. Appl. No. 11/559,049 mailed Feb. 3, 2010.
Intel Virtualization Technology for Directed I/O, Intel, Aug. 10, 2006, pp. 179-193.
Mark Hummel, IO Memory Management Hardware goes Mainstream, WinHEC, Apr. 25-27, 2006.

Affiliated with

Also associated with

Rating

Efficiently controlling special memory mapped system accesses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficiently controlling special memory mapped system accesses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficiently controlling special memory mapped system accesses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4201849