Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-03-14
2006-03-14
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S112000, C710S039000
Reexamination Certificate
active
07013360
ABSTRACT:
In one embodiment, a system is disclosed having a first device, a second device, and two sets of bi-directional buses that couple the first and second devices. The devices are to perform transactions with each other over the buses, such that each set of buses has a dominant, but not exclusive, direction, for sending transaction information and data, that is opposite the other. Other embodiments are also described and claimed.
REFERENCES:
patent: 5613078 (1997-03-01), Kishigami
patent: 5717875 (1998-02-01), Cutlerywala et al.
patent: 5828865 (1998-10-01), Bell
patent: 5872944 (1999-02-01), Goldrian et al.
patent: 5930484 (1999-07-01), Tran et al.
patent: 6088370 (2000-07-01), Bell
patent: 6108736 (2000-08-01), Bell
patent: 6173348 (2001-01-01), Hewitt
patent: 6202116 (2001-03-01), Hewitt
patent: 6457085 (2002-09-01), Reddy
patent: 6678782 (2004-01-01), Aydemir et al.
Patterson, David A. et al., “Computer Architecture A Quantitative Approach”, Second Edition 1996, pp. 496-504, Morgan Kaufmann Publishers, Inc., San Francisco, California USA.
Auve Glenn A.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
LandOfFree
Efficient use of multiple buses for a scalable and reliable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient use of multiple buses for a scalable and reliable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient use of multiple buses for a scalable and reliable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3571754