Efficient, scalable and high performance mechanism for...

Details Efficient, scalable and high performance mechanism for... Efficient, scalable and high performance mechanism for...

2011-08-16

2011-08-16

Peyton, Tammara (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output command process

C710S006000, C710S008000, C710S063000, C711S119000, C711S141000, C711S144000, C711S146000

Reexamination Certificate

active

08001283

ABSTRACT:
A system, apparatus and method for managing input/output requests in a multi-processor system is disclosed. An IO coherence unit includes an IO request handler, a variable size transaction table, and an IO response handler. The size of the transaction table varies according to the number of pending IO requests. The IO request handler stores information about pending IO requests in the transaction table to establish an order among related requests and to permit out-of-order handling of unrelated requests. The IO response handler tracks responses to the IO requests and updates the information in the transaction table. The IO coherence unit returns responses to requesting devices in compliance with device ordering requirements.

REFERENCES:
patent: 6502168 (2002-12-01), Arimilli et al.
patent: 6721813 (2004-04-01), Owen et al.
patent: 7529894 (2009-05-01), Hetherington et al.
patent: 2007/0073928 (2007-03-01), Bruno et al.
patent: 2007/0192545 (2007-08-01), Gara et al.
patent: 2007/0255906 (2007-11-01), Handgen et al.
patent: 2007/0266206 (2007-11-01), Kim et al.
patent: 2008/0010417 (2008-01-01), Zeffer et al.
Shasta: A low Overhead, Software-Only Approach for Supporting Fine-Grain Shared Memory; Scales et al.; Proc. of the 7thSymp. on Architectural Support for Programming Languages and Operating Systems; 1996.
Suh, Taeweon et al., “Supporting Cache Coherence in Heterogeneous Multiprocessor Systems.” Proceedings of the Conference on Design, Automation and Test in Europe, 2004, 6 pages.
Brown, J.A. et al., “Proximity-aware directory-based coherence for multi-core processor architectures,” SPAA '07, Jun. 9-11, 2007, San Diego, California, USA., Copyright 2007 ACM 978-1-59593-667-7/07/0006, 9 pages, retrieved from the internet: <URL: http://cseweb.ucsd.edu/users/jbrown/papers/proximity-coher.pdf>.
Njoroge, N. et al., “ATLAS: A chip-multiprocessor with transactional memory support,” Proceedings of the Conference on Design, Automation and Test in Europe 2007, Nice, France, Apr. 16-20, 2007, 6 pages, retrieved from the internet: <URL: http://tcc.stanford.edu/publications/tcc—atlas—date2007.pdf>.

Affiliated with

Also associated with

Rating

Efficient, scalable and high performance mechanism for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient, scalable and high performance mechanism for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient, scalable and high performance mechanism for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2741558