Efficient register for additive latency in DDR2 mode of...

Details Efficient register for additive latency in DDR2 mode of... Efficient register for additive latency in DDR2 mode of...

2007-07-31

2007-07-31

Zarabian, Amir (Department: 2827)

Static information storage and retrieval

Read/write circuit

Signals

C365S233100, C365S189050, C365S230080

Reexamination Certificate

active

11071852

ABSTRACT:
An additive latency circuit for a DDR2 standard compliant integrated circuit memory includes a half flip-flop register assigned for each case of additive latency. A unique clock is generated to control each bit in the register chain. Sufficient register bits are required in the chain to support the highest additive latency specified. For latency settings less than the maximum, those clocks assigned to the bits above the chosen latency are enabled so the data passes through un-clocked. For the additive latency zero case, a separate bypass path is provided. Both address and command information is delayed by the additive latency delay chain. Once delayed by the proper number of cycles, the address information remains in that state until the time when a new state is required. Command information remains valid for one cycle upon reaching the proper delay point. A reset circuit is provided to reset command signals.

REFERENCES:
patent: 6169702 (2001-01-01), Hoang et al.
patent: 6205062 (2001-03-01), Kim et al.
patent: 6320819 (2001-11-01), Tomita et al.
patent: 6434082 (2002-08-01), Hovis et al.
patent: 6504767 (2003-01-01), Brown
patent: 6542416 (2003-04-01), Hampel et al.
patent: 6647560 (2003-11-01), Hingley et al.
patent: 6757857 (2004-06-01), Lamb et al.
patent: 6822924 (2004-11-01), Lee
patent: 6832177 (2004-12-01), Khandekar et al.
patent: 7054222 (2006-05-01), Li et al.
patent: 7061823 (2006-06-01), Faue et al.
patent: 2004/0081012 (2004-04-01), Setogawa

Affiliated with

Also associated with

Rating

Efficient register for additive latency in DDR2 mode of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient register for additive latency in DDR2 mode of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient register for additive latency in DDR2 mode of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3782179