Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-05-29
2007-05-29
Maskulinski, Michael (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S047300
Reexamination Certificate
active
10825023
ABSTRACT:
An error logging and analysis system is used to detect a type of error condition, assign a numeric value corresponding to the severity of the error condition, record the time of the error condition, and determine the frequency between subsequent error conditions of the same type. A weighted error rate is generated as a function of the severity of the initial error condition, the frequency of subsequent error conditions, and a percentage of any preceding weighted error rates. These weighted error rates are compared to a predetermined threshold to determine if the error condition is statistically significant.
REFERENCES:
patent: 3704363 (1972-11-01), Salmassy et al.
patent: 4964129 (1990-10-01), Bowden, III et al.
patent: 4979059 (1990-12-01), Sengoku
patent: 5463768 (1995-10-01), Cuddihy et al.
patent: 5500940 (1996-03-01), Skeie
patent: 5761411 (1998-06-01), Teague et al.
patent: 6006016 (1999-12-01), Faigon et al.
patent: 6148415 (2000-11-01), Kobayashi et al.
patent: 6338151 (2002-01-01), Yudenfriend et al.
patent: 6345322 (2002-02-01), Humphrey
patent: 6513129 (2003-01-01), Tentij et al.
patent: 6625589 (2003-09-01), Varma et al.
patent: 6684265 (2004-01-01), Graf
patent: 7036049 (2006-04-01), Ali et al.
patent: 2003/0070115 (2003-04-01), Nguyen et al.
patent: 2003/0074607 (2003-04-01), Brundridge et al.
patent: 0 517 403 (1992-12-01), None
patent: 63-027940 (1988-02-01), None
patent: 2002-215431 (2002-08-01), None
patent: 2002-312205 (2002-10-01), None
IBM Technical Disclosure Bulletin, “Error Recording Architecture,” Jul. 1980, pp. 763-766.
IBM Technical Disclosure Bulletin, “Method for Improved Diagnostic Fault Isolation of intermittent Multiple Bit Failures in an Interleaved Memory Design,” Mar. 1987, p. 4645-4646.
Maskulinski Michael
Quarles & Brady LLP
LandOfFree
Efficient real-time analysis method of error logs for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient real-time analysis method of error logs for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient real-time analysis method of error logs for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3727536