Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output access regulation
Reexamination Certificate
2007-12-13
2010-12-14
Hafiz, Tariq (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output access regulation
C710S005000, C710S022000, C711S202000
Reexamination Certificate
active
07853735
ABSTRACT:
This is directed to methods and systems for handling access requests from a device to a host. The device may be a device that is part of the host, such as an HBA, an NIC, etc. The device may include a processor which runs firmware and which may generate various host access requests. The host access requests may be, for example, memory access requests, or DMA requests. The device may include a module for executing the host access requests, such as a data transfer block (DXB). The DXB may process incoming host access requests and return notifications of completion to the processor. For various reasons, the processor may from time to time issue null or zero length requests. Embodiments of the present invention ensure that the notifications of completion for all requests, including the zero length requests, are sent to the processor in the same order as the requests.
REFERENCES:
patent: 5432912 (1995-07-01), Kihara
patent: 6457072 (2002-09-01), Fairman
patent: 6789147 (2004-09-01), Kessler et al.
patent: 6851028 (2005-02-01), Mak et al.
patent: 7543131 (2009-06-01), Hummel et al.
patent: 2002/0103867 (2002-08-01), Schilter
patent: 2004/0083285 (2004-04-01), Nicolson
patent: 2005/0080943 (2005-04-01), Pafumi et al.
patent: 2005/0144310 (2005-06-01), Biran et al.
patent: 2006/0112199 (2006-05-01), Sonksen et al.
patent: 2006/0136682 (2006-06-01), Haridas et al.
patent: 2006/0212661 (2006-09-01), Inagaki et al.
patent: 2008/0140967 (2008-06-01), Breslau et al.
Patel, Naresh et al., “A Model of Completion Queue Mechanisms using the Virtual Interface API,” Copyright 2000 by IEEE, pp. 280-288.
Wang, DS et al., “Notification Control Object for Asynchronous Request Queue,” IBM TDB, Copyright 2005 by IP.com, pp. 1-2. http://priorartdatabase.com/IPCOM/000103341.
Christenson, DA, “Priority Scheduling Algorithm,” IBM TDB, Copyright 2005 by IP.com, pp. 1-3. http://priorartdatabase.com/IPCOM/000034988.
Jin Daming
Nguyen Vuong Cao
Tien Joe Chung-Ping
Yan Michael P.
Emulex Design & Manufacturing Corporation
Hafiz Tariq
Lewis-Taylor Dayton
Morrison & Foerster / LLP
LandOfFree
Efficient processing of groups of host access requests that... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient processing of groups of host access requests that..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient processing of groups of host access requests that... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4207933