Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2011-06-14
2011-06-14
Verbrugge, Kevin (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S106000, C711S154000, C711SE12083, C710S260000
Reexamination Certificate
active
07962686
ABSTRACT:
A technique for efficiently preserving the ordering of data being written to a nonvolatile memory through a subsystem of a network storage system in the event of a power disruption, where the subsystem does not inherently guarantee that the ordering of the data will be preserved. The subsystem can be, for example, a memory controller hub. During normal operation of the system, data is written to the nonvolatile memory without flushing the data to the nonvolatile memory. In response to a power disruption in the system, data sources in the system that can initiate write transactions destined for the nonvolatile memory are inhibited from initiating write transactions destined for the nonvolatile memory, and pending write data within the subsystem is allowed to be committed to the nonvolatile memory. The nonvolatile memory is then placed into a self-refresh state.
REFERENCES:
patent: 7895286 (2011-02-01), Kilbourne et al.
patent: 2006/0218362 (2006-09-01), McManis
patent: 2010/0030981 (2010-02-01), Cook
NetApp, Inc.
Perkins Coie LLP
Verbrugge Kevin
LandOfFree
Efficient preservation of the ordering of write data within... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient preservation of the ordering of write data within..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient preservation of the ordering of write data within... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2652611