Efficient method and resulting structure for integrated circuits

Details Efficient method and resulting structure for integrated circuits Efficient method and resulting structure for integrated circuits

1994-08-31

1996-05-28

Hudspeth, David R.

Electronic digital logic circuitry

Interface

Supply voltage level shifting

326 33, 326 81, H03K 190175

Patent

active

055215300

ABSTRACT:
A semiconductor integrated circuit receives and transmits signals at more than one set of VH/VL voltage levels. The integrated circuit includes a core region, an input pad, an output pad, peripheral circuitry, and a plurality of power supply lines each at power supply voltage levels V1, V2, V3 . . . Vm. The integrated circuit also includes input circuitry and output circuitry each of which have buffers and translators. The availability of the power lines each at power supply voltage levels V1, V2, V3 . . . Vm and translators allows for the present circuit to transmit and receive various sets of input signals and output signals, all within the same integrated circuit.

REFERENCES:
patent: 4853560 (1989-08-01), Iwamura et al.
patent: 5067003 (1991-11-01), Okamura
patent: 5084637 (1992-01-01), Gregor
patent: 5097152 (1992-03-01), Kohda et al.
patent: 5387809 (1995-02-01), Yamagishi et al.

Affiliated with

Also associated with

Rating

Efficient method and resulting structure for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient method and resulting structure for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient method and resulting structure for integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-789545