Efficient method and apparatus for low latency forward error...

Details Efficient method and apparatus for low latency forward error... Efficient method and apparatus for low latency forward error...

2006-02-28

2006-02-28

Dildine, R. Stephen (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S781000

Reexamination Certificate

active

07007223

ABSTRACT:
A method and apparatus for low latency Forward Error Correction (FEC) is described. The low latency FEC can be implemented utilizing shift registers, at least one Linear Feedback Shift Register (LFSR), and a local reference table.

REFERENCES:
patent: 4397022 (1983-08-01), Weng et al.
patent: 5280488 (1994-01-01), Glover et al.
patent: 5327441 (1994-07-01), Kawazoe et al.
patent: 5384786 (1995-01-01), Dudley et al.
patent: 5444719 (1995-08-01), Cox et al.
patent: 5659557 (1997-08-01), Glover et al.
patent: 5712861 (1998-01-01), Inoue et al.
patent: 5875200 (1999-02-01), Glover et al.
patent: 6195781 (2001-02-01), Kosuge
patent: 6327691 (2001-12-01), Huang
patent: 6353842 (2002-03-01), Rajski et al.
patent: 6851086 (2005-02-01), Szymanski
patent: 2003/0154440 (2003-08-01), Fredrickson
patent: 2003/0192004 (2003-10-01), Gopalakrishnan
patent: 61252706 (1986-11-01), None
IBM Technical Disclosure Bulletin, Aug. 1, 1973, vol. 16, No. 3, pp. 958-967.

Affiliated with

Also associated with

Rating

Efficient method and apparatus for low latency forward error... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient method and apparatus for low latency forward error..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient method and apparatus for low latency forward error... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3641016