Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
1999-12-30
2002-07-16
Hudspeth, David (Department: 2651)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S150000
Reexamination Certificate
active
06421769
ABSTRACT:
BACKGROUND
The present invention relates to efficient memory management for channel drivers in Next Generation I/O systems.
Most server systems today use a shared-bus, memory-mapped method to link peripheral controller devices. By far the most widely used system bus is the Peripheral Component Interconnect (PCI) bus. The PCI bus was developed originally for use in PCs, but server manufacturers have broadly and successfully deployed PCI buses in server systems.
However, the widespread deployment of “I/O-centric” Internet applications for Web servers, e-commerce, Transmission Control Protocol/Internet Protocol (TCP/IP) networking, mail services, and on-line transaction processing is now creating demands on server Input/Output (I/O) subsystems that the PCI bus is not able to address. Those demands relate primarily to the reliability and scalability of the connection between server memory and I/O peripheral controller devices.
Next Generation I/O (NGIO) is an I/O architecture that was designed to meet the demands of the Internet and mission-critical e-commerce applications. NGIO is a new technology designed to address the reliability and scalability needs of mission-critical platforms of all kinds.
SUMMARY
An efficient memory management system for managing channel drivers is desired. The memory management system includes a plurality of memory elements to enable translation of virtual memory addresses to physical memory locations. The memory elements have at least first and second memory element configurations. The first and second memory element configurations separately process allocated memory elements and unused memory elements, respectively.
REFERENCES:
patent: 5574946 (1996-11-01), Sala
patent: 6023736 (2000-02-01), Lambeth et al.
patent: 6070182 (2000-05-01), Rao et al.
patent: 6070207 (2000-05-01), Bell
patent: 6073253 (2000-06-01), Nordstrom et al.
patent: 6170025 (2001-01-01), Drottar et al.
patent: 6185655 (2001-02-01), Peping
patent: 6195747 (2001-02-01), Hou
patent: 6212587 (2001-04-01), Emerson et al.
patent: 6226756 (2001-05-01), Mueller
patent: 6243787 (2001-06-01), Kagan et al.
patent: 6243829 (2001-06-01), Chan
Bakshi Bikram Singh
Teitenberg Tim
Hudspeth David
Intel Corporation
Tzeng Fred F.
LandOfFree
Efficient memory management for channel drivers in next... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient memory management for channel drivers in next..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient memory management for channel drivers in next... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2891121