Efficient memory hierarchy management

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S125000, C711S126000

Reexamination Certificate

active

07552283

ABSTRACT:
In a processor, there are situations where instructions and some parts of a program may reside in a data cache prior to execution of the program. Hardware and software techniques are provided for fetching an instruction in the data cache after having a miss in an instruction cache to improve the processor's performance. If an instruction is not present in the instruction cache, an instruction fetch address is sent as a data fetch address to the data cache. If there is valid data present in the data cache at the supplied instruction fetch address, the data actually is an instruction and the data cache entry is fetched and supplied as an instruction to the processor complex. An additional bit may be included in an instruction page table to indicate on a miss in the instruction cache that the data cache should be checked for the instruction.

REFERENCES:
patent: 4719568 (1988-01-01), Carrubba et al.
patent: 5377336 (1994-12-01), Eickemeyer et al.
patent: 5737749 (1998-04-01), Patel
patent: 2002/0010837 (2002-01-01), Fujinami
patent: 2002/0013892 (2002-01-01), Gorishek et al.
patent: 2006/0004942 (2006-01-01), Hetherington et al.
patent: 2426082 (2006-11-01), None
International Preliminary Report on Patentability-PCT/US07/060815, the International Bureau of WIPO, Geneva Switzerland-Jul. 22, 2008.
International Search Report-PCT/US07/060815, International Search Authority-European Patent Office-Aug. 2, 2007.
Written Opinion-PCT/US07/060815, International Search Authority-European Patent Office-Aug. 2, 2007.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Efficient memory hierarchy management does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient memory hierarchy management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient memory hierarchy management will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4068604

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.